IT8047951A0 - Circuito di sincronizzazione di segnali numerici plesiocroni mediante allineamento - Google Patents

Circuito di sincronizzazione di segnali numerici plesiocroni mediante allineamento

Info

Publication number
IT8047951A0
IT8047951A0 IT8047951A IT4795180A IT8047951A0 IT 8047951 A0 IT8047951 A0 IT 8047951A0 IT 8047951 A IT8047951 A IT 8047951A IT 4795180 A IT4795180 A IT 4795180A IT 8047951 A0 IT8047951 A0 IT 8047951A0
Authority
IT
Italy
Prior art keywords
plesichronic
alignment
synchronization circuit
numerical signals
numerical
Prior art date
Application number
IT8047951A
Other languages
English (en)
Other versions
IT1146930B (it
Inventor
Billy Jean-Claude
Portejoie Jean-Francois
Noel Gilbert
Original Assignee
Portejoie Jean Francois Noel G
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Portejoie Jean Francois Noel G filed Critical Portejoie Jean Francois Noel G
Publication of IT8047951A0 publication Critical patent/IT8047951A0/it
Application granted granted Critical
Publication of IT1146930B publication Critical patent/IT1146930B/it

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/073—Bit stuffing, e.g. PDH

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
IT47951/80A 1979-02-21 1980-02-20 Circuito di sincronizzazione di segnali numerici plesiocroni mediante allineamento IT1146930B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7905109A FR2450008A1 (fr) 1979-02-21 1979-02-21 Circuit de synchronisation de signaux numeriques plesiochrones par justification

Publications (2)

Publication Number Publication Date
IT8047951A0 true IT8047951A0 (it) 1980-02-20
IT1146930B IT1146930B (it) 1986-11-19

Family

ID=9222533

Family Applications (1)

Application Number Title Priority Date Filing Date
IT47951/80A IT1146930B (it) 1979-02-21 1980-02-20 Circuito di sincronizzazione di segnali numerici plesiocroni mediante allineamento

Country Status (6)

Country Link
US (1) US4355387A (it)
JP (1) JPS55115751A (it)
CA (1) CA1147876A (it)
FR (1) FR2450008A1 (it)
GB (1) GB2049364B (it)
IT (1) IT1146930B (it)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2500240B1 (fr) * 1981-02-19 1986-10-31 Billy Jean Claude Systeme de multiplexage et de demultiplexage avec justification
US4860285A (en) * 1987-10-21 1989-08-22 Advanced Micro Devices, Inc. Master/slave synchronizer
FR2637141A1 (fr) * 1988-09-27 1990-03-30 Alcatel Thomson Faisceaux Dispositif de traitement de signaux plesiochrones
DE3922897A1 (de) * 1989-07-12 1991-01-17 Philips Patentverwaltung Stopfentscheidungsschaltung fuer eine anordnung zur bitratenanpassung
US5118975A (en) * 1990-03-05 1992-06-02 Thinking Machines Corporation Digital clock buffer circuit providing controllable delay
IT1244350B (it) * 1990-12-21 1994-07-08 Telettra Spa Metodo per la riduzione del rumore di fase introdotto nella resincronizzazione di segnali digitali mediante giustificazione, e circuiti integrati per l'implementazione del metodo
US5831467A (en) * 1991-11-05 1998-11-03 Monolithic System Technology, Inc. Termination circuit with power-down mode for use in circuit module architecture
DE69226150T2 (de) * 1991-11-05 1999-02-18 Hsu Fu Chieh Redundanzarchitektur für Schaltungsmodul
US5498990A (en) * 1991-11-05 1996-03-12 Monolithic System Technology, Inc. Reduced CMOS-swing clamping circuit for bus lines
DE4205959A1 (de) * 1992-02-27 1993-09-02 Philips Patentverwaltung Schaltungsanordnung zum ausgleich von frequenz- und/oder phasenschwankungen zwischen einem ankommenden und einem abgehenden signal
EP0654168B1 (en) * 1992-08-10 2001-10-31 Monolithic System Technology, Inc. Fault-tolerant hierarchical bus system
US5689689A (en) * 1992-12-17 1997-11-18 Tandem Computers Incorporated Clock circuits for synchronized processor systems having clock generator circuit with a voltage control oscillator producing a clock signal synchronous with a master clock signal
US5655113A (en) * 1994-07-05 1997-08-05 Monolithic System Technology, Inc. Resynchronization circuit for a memory system and method of operating same
DK133495A (da) * 1995-11-24 1997-05-25 Dsc Communications As Fremgangsmåde og modtagerkredsløb til desynkronisering i et digitalt transmissionssystem
FR2765427B1 (fr) * 1997-06-27 2000-09-08 Sgs Thomson Microelectronics Circuit d'emission-reception pour relier une station de base a une centrale de commande de station de base selon la norme dect
FR3094593B1 (fr) * 2019-03-29 2021-02-19 Teledyne E2V Semiconductors Sas Procédé de synchronisation de données numériques envoyées en série

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7105512A (it) * 1971-04-23 1972-10-25
FR2178418A5 (it) * 1972-03-31 1973-11-09 Peron Roger
FR2373198A1 (fr) * 1976-12-03 1978-06-30 Cit Alcatel Dispositif de multiplexage numerique de trains plesiochrones
US4095053A (en) * 1977-09-01 1978-06-13 Bell Telephone Laboratories, Incorporated Quasi-pulse stuffing synchronization
US4224473A (en) * 1978-05-31 1980-09-23 Digital Communications Corporation TDMA Multiplexer-demultiplexer with multiple ports

Also Published As

Publication number Publication date
CA1147876A (en) 1983-06-07
JPS55115751A (en) 1980-09-05
FR2450008B1 (it) 1983-11-18
GB2049364A (en) 1980-12-17
IT1146930B (it) 1986-11-19
FR2450008A1 (fr) 1980-09-19
US4355387A (en) 1982-10-19
GB2049364B (en) 1983-02-16

Similar Documents

Publication Publication Date Title
BR8002776A (pt) Estrutura de bracadeira
NO800105L (no) Fremgangsmaate for fremstilling av type ii interferon
SE7803661L (sv) Tablettering av mikrokapslar
IT8047951A0 (it) Circuito di sincronizzazione di segnali numerici plesiocroni mediante allineamento
JPS5416575A (en) Manufacture of polarizing element
BR8106172A (pt) Circuito de sincronizacao
DK101980A (da) Femgangsmaade til fremstilling af antisecretorisk virksomme forbindelser
FI800455A7 (fi) Spaerranordning vid ett utmatningsmagasin foer behaollare
NO783431L (no) Fremgangsmaate for separering av yttrium-ioner
DOP1981003010A (es) Nuevos derivados de isoxazolilimidazolidinona
BR8002496A (pt) Conjunto de trilhos
IT1129143B (it) Circuito di sintonia
DK338780A (da) Phosphorestere af alkylcykloalkyl-5-pyrimidinoler
SE7806960L (sv) F-rfarande for tillverkning av kretskort
IT7868641A0 (it) Procedimento di purificazione delmercaptobenzotiazole
FI803761L (fi) Sortering av partiklar
FI801817A7 (fi) Syntes av 2-isopropylamino-pyrimidin
AT386310B (de) Signaltrennschaltung
DE3062853D1 (de) Preparation of 5-nitrobenzimidazolone-2
SE7807475L (sv) Av dorrgangjernen oberoende dorrhallare
RO79499A (ro) Procedeu pentru prepararea aminoacetonitrililor hidroximino-substituiti
IT1106984B (it) Circuito di identificazione dei segnali televisivi
DK298780A (da) D fremgangsmaade til kontinuerlig fremstilling af lauroylperoxi
FI810739L (fi) Foerfarande och anordning foer synkronisering av paoverkningsmekanismer
BR5900150U (pt) Bloco de postais destacaveis