IT202200016557A1 - Dispositivo digitale sincronizzante - Google Patents
Dispositivo digitale sincronizzante Download PDFInfo
- Publication number
- IT202200016557A1 IT202200016557A1 IT102022000016557A IT202200016557A IT202200016557A1 IT 202200016557 A1 IT202200016557 A1 IT 202200016557A1 IT 102022000016557 A IT102022000016557 A IT 102022000016557A IT 202200016557 A IT202200016557 A IT 202200016557A IT 202200016557 A1 IT202200016557 A1 IT 202200016557A1
- Authority
- IT
- Italy
- Prior art keywords
- synchronizing device
- digital synchronizing
- digital
- synchronizing
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/002—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
- H04L7/0029—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of received data signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0994—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/50—All digital phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3015—Structural details of digital delta-sigma modulators
- H03M7/302—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M7/3024—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M7/3026—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT102022000016557A IT202200016557A1 (it) | 2022-08-03 | 2022-08-03 | Dispositivo digitale sincronizzante |
US18/352,581 US20240048144A1 (en) | 2022-08-03 | 2023-07-14 | Synchronizing digital device |
EP23186442.2A EP4319039A1 (en) | 2022-08-03 | 2023-07-19 | Synchronizing digital device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT102022000016557A IT202200016557A1 (it) | 2022-08-03 | 2022-08-03 | Dispositivo digitale sincronizzante |
Publications (1)
Publication Number | Publication Date |
---|---|
IT202200016557A1 true IT202200016557A1 (it) | 2024-02-03 |
Family
ID=83691360
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT102022000016557A IT202200016557A1 (it) | 2022-08-03 | 2022-08-03 | Dispositivo digitale sincronizzante |
Country Status (3)
Country | Link |
---|---|
US (1) | US20240048144A1 (it) |
EP (1) | EP4319039A1 (it) |
IT (1) | IT202200016557A1 (it) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1995008220A1 (en) * | 1993-09-13 | 1995-03-23 | Analog Devices, Inc. | Analog to digital conversion using nonuniform sample rates |
WO1997013325A1 (en) * | 1995-10-05 | 1997-04-10 | Analog Devices, Inc. | Variable sample-rate dac/adc/converter system |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100955873B1 (ko) * | 2007-12-20 | 2010-05-04 | 한국과학기술원 | 스퍼를 감소시킨 올-디지털 피엘엘 및 이를 이용한 발진신호 발생 방법 |
-
2022
- 2022-08-03 IT IT102022000016557A patent/IT202200016557A1/it unknown
-
2023
- 2023-07-14 US US18/352,581 patent/US20240048144A1/en active Pending
- 2023-07-19 EP EP23186442.2A patent/EP4319039A1/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1995008220A1 (en) * | 1993-09-13 | 1995-03-23 | Analog Devices, Inc. | Analog to digital conversion using nonuniform sample rates |
WO1997013325A1 (en) * | 1995-10-05 | 1997-04-10 | Analog Devices, Inc. | Variable sample-rate dac/adc/converter system |
Non-Patent Citations (1)
Title |
---|
URBANSKY R ET AL: "A NOVEL SLAVE-CLOCK IMPLEMENTATION APPROACH FOR TELECOMMUNICATIONS NETWORK SYNCHRONISATION", PROCEEDINGS OF THE EUROPEAN FREQUENCY AND TIME FORUM, XX, XX, no. 418, 5 March 1996 (1996-03-05), pages 534 - 539, XP000955628 * |
Also Published As
Publication number | Publication date |
---|---|
EP4319039A9 (en) | 2024-03-20 |
EP4319039A1 (en) | 2024-02-07 |
US20240048144A1 (en) | 2024-02-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DK3596232T3 (da) | Digitale molekylanalyser | |
JP1705265S (ja) | デジタルカメラ | |
JP2019212082A5 (ja) | デジタルソリューション提案支援装置およびデジタルソリューション提案支援方法 | |
IT202200016557A1 (it) | Dispositivo digitale sincronizzante | |
JP1723371S (ja) | デジタルカメラ | |
JP1708577S (ja) | デジタルカメラ | |
IT201700031356A1 (it) | Pannello elettronico per cartellonistica digitale | |
IT202000000874A1 (it) | Dispositivo di ingrandimento digitale | |
JP1641987S (ja) | デジタルカメラ | |
FR3086830B1 (fr) | Synchronisation temporelle securisee | |
JP1731060S (ja) | デジタルカメラ | |
JP1708071S (ja) | デジタルカメラ | |
JP1708070S (ja) | デジタルカメラ | |
JP1780313S (ja) | デジタルカメラ | |
JP1777328S (ja) | デジタルカメラ | |
JP1781672S (ja) | デジタルカメラ | |
JP1768292S (ja) | デジタルカメラ | |
JP1763875S (ja) | デジタルカメラ | |
JP1764965S (ja) | デジタルカメラ | |
JP1742211S (ja) | デジタルカメラ | |
JP1745192S (ja) | デジタルカメラ | |
JP1744145S (ja) | デジタルカメラ | |
JP1743924S (ja) | デジタルカメラ | |
JP1728178S (ja) | デジタルカメラ | |
JP1728177S (ja) | デジタルカメラ |