IT1252304B - Dual-port memory device for graphic display - has RAM and SAM ports comprising respective memory cell array blocks and developed to be used as VRAM - Google Patents
Dual-port memory device for graphic display - has RAM and SAM ports comprising respective memory cell array blocks and developed to be used as VRAMInfo
- Publication number
- IT1252304B IT1252304B IT2145590A IT2145590A IT1252304B IT 1252304 B IT1252304 B IT 1252304B IT 2145590 A IT2145590 A IT 2145590A IT 2145590 A IT2145590 A IT 2145590A IT 1252304 B IT1252304 B IT 1252304B
- Authority
- IT
- Italy
- Prior art keywords
- ram
- transfer
- memory
- dual
- sam
- Prior art date
Links
- 230000007547 defect Effects 0.000 abstract 1
Landscapes
- Dram (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
The dual-port memory device for split data transfer includes a first normal memory part comprising a RAM (20), a SAM (22) and a first transfer gate (24) connected for memory data transfer between them. A second normal memory part comprises a second RAM (30), a second RAM (30), a second SAM (32) and a second transfer gate (34) connected for memory data transfer between them. A transfer memory signal generator (40) provide two transfer signals to the first and second transfer gates respectively. A redundant memory (50) includes a redundant RAM (60) a redundant SAM (62), a redundant transfer gate (64). A redundant transfer signal generator (70) selects one of the first and second transfer signals so that if a defect arises in either memory part the redunant memory can substitute for it.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT2145590A IT1252304B (en) | 1990-09-13 | 1990-09-13 | Dual-port memory device for graphic display - has RAM and SAM ports comprising respective memory cell array blocks and developed to be used as VRAM |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT2145590A IT1252304B (en) | 1990-09-13 | 1990-09-13 | Dual-port memory device for graphic display - has RAM and SAM ports comprising respective memory cell array blocks and developed to be used as VRAM |
Publications (3)
Publication Number | Publication Date |
---|---|
IT9021455A0 IT9021455A0 (en) | 1990-09-13 |
IT9021455A1 IT9021455A1 (en) | 1992-03-13 |
IT1252304B true IT1252304B (en) | 1995-06-08 |
Family
ID=11182029
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT2145590A IT1252304B (en) | 1990-09-13 | 1990-09-13 | Dual-port memory device for graphic display - has RAM and SAM ports comprising respective memory cell array blocks and developed to be used as VRAM |
Country Status (1)
Country | Link |
---|---|
IT (1) | IT1252304B (en) |
-
1990
- 1990-09-13 IT IT2145590A patent/IT1252304B/en active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
IT9021455A0 (en) | 1990-09-13 |
IT9021455A1 (en) | 1992-03-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR890004457B1 (en) | Semiconductor memory device | |
KR900005563B1 (en) | Semiconductor memory device having nibble mode function | |
EP0358376A3 (en) | Integrated test circuit | |
EP0358365A3 (en) | Testing buffer/register | |
EP0258653A3 (en) | Dynamic programmable logic arrays with nor-nor structure implemented in c-mos technology | |
TW324823B (en) | Cross-coupled bitline segments for generalized data propagation | |
TW256894B (en) | Method and apparatus for multiple memory bank selection | |
DE3867666D1 (en) | CIRCUIT ARRANGEMENT AND METHOD FOR TESTING STORAGE CELLS. | |
WO1996039004A3 (en) | Transferring data in a multi-port dram | |
GB2265031B (en) | Row redundancy circuit for a semiconductor memory device | |
EP0318952A3 (en) | Semiconductor memory device having a function of simultaneously clearing part of memory date | |
DE3485084D1 (en) | SEMICONDUCTOR STORAGE DEVICE. | |
EP0929077A3 (en) | Semiconductor memory with built-in parallel bit test mode | |
TW358994B (en) | Circuit for SRAM test mode isolated bitline modulation | |
IE810717L (en) | Semiconductor memory device | |
EP0307945A3 (en) | Memory control apparatus for use in a data processing system | |
BR9006027A (en) | MULTIPLEXED SERIAL ARCHITECTURE OF DRAM RECORDERS AND METHOD FOR OPERATING DRAM | |
GB2251101B (en) | Redundant means and method for a semiconductor memory device | |
TW358210B (en) | A memory device having a hierarchical bit line | |
EP0986066A3 (en) | Ferroelectric memory and method of testing the same | |
KR910010530A (en) | High speed recording circuit in RAM test | |
TW326536B (en) | Single-chip memory system having a page access mode | |
IT1252304B (en) | Dual-port memory device for graphic display - has RAM and SAM ports comprising respective memory cell array blocks and developed to be used as VRAM | |
EP0166642A3 (en) | Block-divided semiconductor memory device having divided bit lines | |
TW238387B (en) | Decoding circuit for semiconductor memory device and its process |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
0001 | Granted | ||
TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19970925 |