IT1225625B - Procedimento per la realizzazione di strutture di isolamento incassate nel substrato di silicio per dispositivi cmos ed nmos. - Google Patents

Procedimento per la realizzazione di strutture di isolamento incassate nel substrato di silicio per dispositivi cmos ed nmos.

Info

Publication number
IT1225625B
IT1225625B IT8883675A IT8367588A IT1225625B IT 1225625 B IT1225625 B IT 1225625B IT 8883675 A IT8883675 A IT 8883675A IT 8367588 A IT8367588 A IT 8367588A IT 1225625 B IT1225625 B IT 1225625B
Authority
IT
Italy
Prior art keywords
cmos
implementation
procedure
silicon substrate
nmos devices
Prior art date
Application number
IT8883675A
Other languages
English (en)
Other versions
IT8883675A0 (it
Inventor
Orio Bellezza
Original Assignee
Sgs Thomson Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Thomson Microelectronics filed Critical Sgs Thomson Microelectronics
Priority to IT8883675A priority Critical patent/IT1225625B/it
Publication of IT8883675A0 publication Critical patent/IT8883675A0/it
Priority to EP19890830446 priority patent/EP0367729A3/en
Priority to JP1287304A priority patent/JPH02172254A/ja
Application granted granted Critical
Publication of IT1225625B publication Critical patent/IT1225625B/it

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0163—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including enhancement-mode IGFETs and depletion-mode IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
    • H10P32/14—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase
    • H10P32/1408—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase from or through or into an external applied layer, e.g. photoresist or nitride layers
    • H10P32/141—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase from or through or into an external applied layer, e.g. photoresist or nitride layers the applied layer comprising oxides only
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
    • H10P32/17—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material
    • H10P32/171—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material being group IV material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/014—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations
    • H10W10/0148—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations comprising introducing impurities in side walls or bottom walls of trenches, e.g. for forming channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/17—Isolation regions comprising dielectric materials formed using trench refilling with dielectric materials, e.g. shallow trench isolations
IT8883675A 1988-11-03 1988-11-03 Procedimento per la realizzazione di strutture di isolamento incassate nel substrato di silicio per dispositivi cmos ed nmos. IT1225625B (it)

Priority Applications (3)

Application Number Priority Date Filing Date Title
IT8883675A IT1225625B (it) 1988-11-03 1988-11-03 Procedimento per la realizzazione di strutture di isolamento incassate nel substrato di silicio per dispositivi cmos ed nmos.
EP19890830446 EP0367729A3 (en) 1988-11-03 1989-10-16 Process for forming trench isolation structures in a silicon substrate for cmos and nmos devices
JP1287304A JPH02172254A (ja) 1988-11-03 1989-11-02 Ｃｍｏｓ及びｎｍｏｓデバイス用のシリコン基板中のトレンチ分離構造の形成方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8883675A IT1225625B (it) 1988-11-03 1988-11-03 Procedimento per la realizzazione di strutture di isolamento incassate nel substrato di silicio per dispositivi cmos ed nmos.

Publications (2)

Publication Number Publication Date
IT8883675A0 IT8883675A0 (it) 1988-11-03
IT1225625B true IT1225625B (it) 1990-11-22

Family

ID=11323767

Family Applications (1)

Application Number Title Priority Date Filing Date
IT8883675A IT1225625B (it) 1988-11-03 1988-11-03 Procedimento per la realizzazione di strutture di isolamento incassate nel substrato di silicio per dispositivi cmos ed nmos.

Country Status (3)

Country Link
EP (1) EP0367729A3 (it)
JP (1) JPH02172254A (it)
IT (1) IT1225625B (it)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2870054B2 (ja) * 1989-10-25 1999-03-10 ソニー株式会社 半導体装置の製造方法
EP0445471A3 (en) * 1990-03-06 1994-10-26 Digital Equipment Corp Method of forming isolation trenches in a semiconductor substrate
US5273934A (en) * 1991-06-19 1993-12-28 Siemens Aktiengesellschaft Method for producing a doped region in a substrate
US5308790A (en) * 1992-10-16 1994-05-03 Ncr Corporation Selective sidewall diffusion process using doped SOG
US9515072B2 (en) * 2014-12-26 2016-12-06 Taiwan Semiconductor Manufacturing Company Ltd. FinFET structure and method for manufacturing thereof

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4666557A (en) * 1984-12-10 1987-05-19 Ncr Corporation Method for forming channel stops in vertical semiconductor surfaces
US4604150A (en) * 1985-01-25 1986-08-05 At&T Bell Laboratories Controlled boron doping of silicon
US4745081A (en) * 1985-10-31 1988-05-17 International Business Machines Corporation Method of trench filling
US4782036A (en) * 1986-08-29 1988-11-01 Siemens Aktiengesellschaft Process for producing a predetermined doping in side walls and bases of trenches etched into semiconductor substrates

Also Published As

Publication number Publication date
EP0367729A2 (en) 1990-05-09
IT8883675A0 (it) 1988-11-03
EP0367729A3 (en) 1991-01-09
JPH02172254A (ja) 1990-07-03

Similar Documents

Publication Publication Date Title
EP0239958A3 (en) Thin film semiconductor device and method of manufacturing the same
IT8521994A0 (it) Struttura di isolamento in dispositivi mos e procedimento di preparazione della stessa.
KR870011686A (ko) 반도체장치 및 그 제조방법
IL93085A0 (en) Extended integration semiconductor structure and method of making the same
IT1223135B (it) Dispositivo semiconduttore e metodo di fabbricazione dello stesso
EP0242623A3 (en) Mos semiconductor device and method of manufacturing the same
GB9111249D0 (en) Insulated via hole structure for semiconductor devices and method of manufacturing the structure
IL85198A0 (en) Low leakage cmos/insulator substrate devices and method of forming the same
EP0273728A3 (en) Semiconductor memory device and method of manufacturing the same
KR900010954A (ko) Cmos반도체장치의 제조방법
DE3686310D1 (de) Dielektrisch isoliertes integriertes halbleiterbauelement und herstellungsverfahren.
NO872916D0 (no) Fremgangsmaate for tilveiebringelse av passive tynnsjiktskretser og passiv krets fremstilt derved.
EP0488091A3 (en) Plastic-packaged semiconductor device and method of forming the same
EP0450558A3 (en) Semiconductor device and method of manufacturing the same
KR890004398A (ko) 반도체장치 및 그의 제조방법
EP0260909A3 (en) Semiconductor light-emitting device and method of manufacturing the same
KR870008394A (ko) 반도체장치 및 그 제조방법
IT8320730A0 (it) Metodo ed apparato per la fabbricazione di dispositivi termoelettrici.
TR27110A (tr) Seramik ve siramik bilesik yapilar üretme yöntemi.
KR880701968A (ko) 반도체장치 및 그 제조방법
DE3774737D1 (de) Abschaltbares halbleiterbauelement sowie verwendung desselben.
IT1225625B (it) Procedimento per la realizzazione di strutture di isolamento incassate nel substrato di silicio per dispositivi cmos ed nmos.
IT8983643A0 (it) Procedimento per formare la struttura di isolamento e la struttura di gate di dispositivi integrati
DE3380104D1 (en) Substrate structure of semiconductor device and method of manufacturing the same
DE3886337D1 (de) Halbleiteranordnungen und Herstellungsverfahren.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19941128