IN2014DN03087A - - Google Patents

Info

Publication number
IN2014DN03087A
IN2014DN03087A IN3087DEN2014A IN2014DN03087A IN 2014DN03087 A IN2014DN03087 A IN 2014DN03087A IN 3087DEN2014 A IN3087DEN2014 A IN 3087DEN2014A IN 2014DN03087 A IN2014DN03087 A IN 2014DN03087A
Authority
IN
India
Prior art keywords
value
circuitry
floating point
frint
mask
Prior art date
Application number
Inventor
David Raymond Lutz
Neil Burgess
Sabrina Marie Romero
Original Assignee
Advanced Risc Mach Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Risc Mach Ltd filed Critical Advanced Risc Mach Ltd
Publication of IN2014DN03087A publication Critical patent/IN2014DN03087A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G06F7/49957—Implementation of IEEE-754 Standard
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30025—Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Software Systems (AREA)
  • Complex Calculations (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

Processing circuitry is provided to perform an operation FRINT for rounding a floating point value to an integral floating point value. Control circuitry controls the processing circuitry to perform the FRINT operation in response to an FRINT instruction. The processing circuitry includes shifting circuitry for generating a rounding value by shifting a base value adding circuitry for adding the rounding value to the significand of the floating point value to generate a sum value mask generating circuitry for generating a mask for clearing fractional valued bits of the sum value and masking circuitry for applying the mask to the sum value to generate the integral floating point value.
IN3087DEN2014 2011-12-07 2012-11-29 IN2014DN03087A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/313,062 US9104479B2 (en) 2011-12-07 2011-12-07 Apparatus and method for rounding a floating-point value to an integral floating-point value
PCT/GB2012/052938 WO2013083957A1 (en) 2011-12-07 2012-11-29 Apparatus and method for rounding a floating-point value to an integral floating-point value

Publications (1)

Publication Number Publication Date
IN2014DN03087A true IN2014DN03087A (en) 2015-05-15

Family

ID=47436105

Family Applications (1)

Application Number Title Priority Date Filing Date
IN3087DEN2014 IN2014DN03087A (en) 2011-12-07 2012-11-29

Country Status (9)

Country Link
US (1) US9104479B2 (en)
EP (1) EP2788862B1 (en)
JP (1) JP6006803B2 (en)
KR (1) KR101913094B1 (en)
CN (1) CN103988170B (en)
IL (1) IL232631A (en)
IN (1) IN2014DN03087A (en)
MY (1) MY168709A (en)
WO (1) WO2013083957A1 (en)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9916130B2 (en) * 2014-11-03 2018-03-13 Arm Limited Apparatus and method for vector processing
CN105677967B (en) * 2016-01-06 2018-11-20 浪潮集团有限公司 A method of promoting ASIC arithmetic accuracy
US10310809B2 (en) * 2016-04-08 2019-06-04 Arm Limited Apparatus and method for supporting a conversion instruction
US10606557B2 (en) * 2016-12-06 2020-03-31 Arm Limited Leading zero anticipation
US20180173527A1 (en) * 2016-12-15 2018-06-21 Optimum Semiconductor Technologies, Inc. Floating point instruction format with embedded rounding rule
CN110163355B (en) * 2018-02-13 2020-10-09 上海寒武纪信息科技有限公司 Computing device and method
US10684824B2 (en) 2018-06-06 2020-06-16 Nvidia Corporation Stochastic rounding of numerical values
US11327923B2 (en) 2019-09-04 2022-05-10 SambaNova Systems, Inc. Sigmoid function in hardware and a reconfigurable data processor including same
US11327713B2 (en) 2019-10-01 2022-05-10 SambaNova Systems, Inc. Computation units for functions based on lookup tables
US11328038B2 (en) 2019-11-25 2022-05-10 SambaNova Systems, Inc. Computational units for batch normalization
US11150872B2 (en) * 2019-12-17 2021-10-19 SambaNova Systems, Inc. Computational units for element approximation
US11836629B2 (en) 2020-01-15 2023-12-05 SambaNova Systems, Inc. Computationally efficient softmax loss gradient backpropagation
US11809908B2 (en) 2020-07-07 2023-11-07 SambaNova Systems, Inc. Runtime virtualization of reconfigurable data flow resources
US11782729B2 (en) 2020-08-18 2023-10-10 SambaNova Systems, Inc. Runtime patching of configuration files

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61213927A (en) 1985-03-18 1986-09-22 Hitachi Ltd Processor for floating point arithmetic
JPH0644225B2 (en) 1986-03-27 1994-06-08 日本電気株式会社 Floating point rounding normalization circuit
JP3199371B2 (en) * 1990-07-30 2001-08-20 松下電器産業株式会社 Rounding device
JPH04290122A (en) 1991-03-19 1992-10-14 Fujitsu Ltd Numerical expression conversion device
US5257215A (en) 1992-03-31 1993-10-26 Intel Corporation Floating point and integer number conversions in a floating point adder
US5696709A (en) 1995-03-31 1997-12-09 International Business Machines Corporation Program controlled rounding modes
US5742537A (en) 1995-06-30 1998-04-21 Wolrich; Gilbert M. Fast determination of floating point sticky bit from input operands
US6148316A (en) 1998-05-05 2000-11-14 Mentor Graphics Corporation Floating point unit equipped also to perform integer addition as well as floating point to integer conversion
US6301594B1 (en) 1999-03-11 2001-10-09 Sun Microsystems, Inc. Method and apparatus for high-speed exponent adjustment and exception generation for normalization of floating-point numbers
JP2000347832A (en) * 1999-06-09 2000-12-15 Mitsubishi Electric Corp System and unit for floating-point arithmetic and semiconductor integrated circuit device equipped with same
US6243728B1 (en) * 1999-07-12 2001-06-05 Sony Corporation Of Japan Partitioned shift right logic circuit having rounding support
US6965906B1 (en) 1999-08-19 2005-11-15 National Semiconductor Corporation Converting negative floating point numbers to integer notation without two's complement hardware
US6490606B1 (en) 1999-08-19 2002-12-03 National Semicondcutor Corporation Rounding denormalized numbers in a pipelined floating point unit without pipeline stalls
US6879992B2 (en) 2000-12-27 2005-04-12 Intel Corporation System and method to efficiently round real numbers
US6889242B1 (en) * 2001-06-29 2005-05-03 Koninklijke Philips Electronics N.V. Rounding operations in computer processor
EP1622275B1 (en) 2003-04-28 2018-09-12 Nippon Telegraph And Telephone Corporation Floating point type digital signal reversible encoding method, decoding method, devices for them, and programs for them
US7720898B2 (en) 2003-06-11 2010-05-18 Stmicroelectronics, Inc. Apparatus and method for adjusting exponents of floating point numbers
US20040254973A1 (en) * 2003-06-13 2004-12-16 Tang Ping T. Rounding mode insensitive method and apparatus for integer rounding
WO2005024625A1 (en) * 2003-08-28 2005-03-17 Hitachi Ulsi Systems Co., Ltd. Data processor
US7225323B2 (en) * 2004-11-10 2007-05-29 Nvidia Corporation Multi-purpose floating point and integer multiply-add functional unit with multiplication-comparison test addition and exponent pipelines
US7499962B2 (en) 2004-12-21 2009-03-03 Intel Corporation Enhanced fused multiply-add operation
US7730117B2 (en) 2005-02-09 2010-06-01 International Business Machines Corporation System and method for a floating point unit with feedback prior to normalization and rounding
US7676535B2 (en) * 2005-09-28 2010-03-09 Intel Corporation Enhanced floating-point unit for extended functions
US8732226B2 (en) 2006-06-06 2014-05-20 Intel Corporation Integer rounding operation
JP2010102431A (en) * 2008-10-22 2010-05-06 Yaskawa Electric Corp Floating decimal point arithmetic circuit, floating decimal point arithmetic method, and servo-controlled system
US20100262722A1 (en) * 2009-04-10 2010-10-14 Christophe Vauthier Dynamic Assignment of Graphics Processing Unit to a Virtual Machine
US8386755B2 (en) 2009-07-28 2013-02-26 Via Technologies, Inc. Non-atomic scheduling of micro-operations to perform round instruction
US8407271B2 (en) * 2009-08-28 2013-03-26 Advanced Micro Devices, Inc. Method for floating point round to integer operation

Also Published As

Publication number Publication date
US9104479B2 (en) 2015-08-11
MY168709A (en) 2018-11-29
CN103988170B (en) 2016-12-07
EP2788862B1 (en) 2015-10-07
KR20140099508A (en) 2014-08-12
WO2013083957A1 (en) 2013-06-13
JP2015506022A (en) 2015-02-26
IL232631A0 (en) 2014-06-30
CN103988170A (en) 2014-08-13
JP6006803B2 (en) 2016-10-12
US20130151576A1 (en) 2013-06-13
EP2788862A1 (en) 2014-10-15
IL232631A (en) 2017-05-29
KR101913094B1 (en) 2018-12-28

Similar Documents

Publication Publication Date Title
IN2014DN03087A (en)
EP3519938A4 (en) Low energy consumption mantissa multiplication for floating point multiply-add operations
GB2524440A (en) Vector generate mask instruction
GB201304865D0 (en) Multiply add functional unit capable of executing scale, round, get-mant, reduce, range and class instructions
GB2495363B (en) Prefix computer instruction for extending instruction functionality
PH12016502087A1 (en) Method of applying edge offset
MX2017003151A (en) Inactive region for touch surface based on contextual information.
MX2014003188A (en) Establishing content navigation direction based on directional user gestures.
CL2013003120A1 (en) Control of an excavation operation of an industrial machine.
MX2017002383A (en) Cyclohexanecarboxylic acids for selective taste masking.
IN2015DN02237A (en)
MX2016005443A (en) Use of lactones.
SG10201406998YA (en) Prevention of line bending and tilting for etch with tri-layer mask
GEP20156307B (en) Current regulator
UY34127A (en) ? SHOE WITH RECONFIGURABLE TEMPLATE AND METHOD
AR102575A1 (en) REMEDIATION OF SULFATE REDUCING BACTERIA WITH SPECIFIC BACTERIOCINE
NZ730774A (en) Method for improving turfgrass abiotic stress tolerance
MX2016013538A (en) Method for performing failsafe calculations.
GB201120959D0 (en) An arrangement
PH12016500584A1 (en) Image processing of dentin tubules
RU2011144136A (en) METHOD FOR QUANTITATIVE DETERMINATION OF IRON IONS
MX2018013228A (en) Custom graphic film.
EA201990608A1 (en) METHOD OF REDUCING ENERGY CONSUMPTION AT PRELIMINARY PROCESSING OF BIOMASS
UA49066U (en) Method for treating steatosis of liver
UA98043U (en) ACCESSORIES FOR ADDING NUMBERS WITH CONTROL