IN2014CN04025A - - Google Patents

Download PDF

Info

Publication number
IN2014CN04025A
IN2014CN04025A IN4025CHN2014A IN2014CN04025A IN 2014CN04025 A IN2014CN04025 A IN 2014CN04025A IN 4025CHN2014 A IN4025CHN2014 A IN 4025CHN2014A IN 2014CN04025 A IN2014CN04025 A IN 2014CN04025A
Authority
IN
India
Prior art keywords
memory
requests
ordered
accesses
access counter
Prior art date
Application number
Other languages
English (en)
Inventor
Jason Lawrence Panavich
James Norris Dieffenderfer
Thomas Andrew Sartorius
Thomas Philip Speier
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of IN2014CN04025A publication Critical patent/IN2014CN04025A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1621—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by maintaining request order

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Storage Device Security (AREA)
IN4025CHN2014 2011-12-09 2012-12-10 IN2014CN04025A (https=)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/315,370 US8782356B2 (en) 2011-12-09 2011-12-09 Auto-ordering of strongly ordered, device, and exclusive transactions across multiple memory regions
PCT/US2012/068820 WO2013086529A1 (en) 2011-12-09 2012-12-10 Auto-ordering of strongly ordered, device, and exclusive transactions across multiple memory regions

Publications (1)

Publication Number Publication Date
IN2014CN04025A true IN2014CN04025A (https=) 2015-07-10

Family

ID=47472053

Family Applications (1)

Application Number Title Priority Date Filing Date
IN4025CHN2014 IN2014CN04025A (https=) 2011-12-09 2012-12-10

Country Status (7)

Country Link
US (1) US8782356B2 (https=)
EP (1) EP2788882B1 (https=)
JP (3) JP5745191B2 (https=)
KR (1) KR101445826B1 (https=)
CN (1) CN103975314B (https=)
IN (1) IN2014CN04025A (https=)
WO (1) WO2013086529A1 (https=)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014018912A1 (en) 2012-07-27 2014-01-30 Huawei Technologies Co., Ltd. The handling of barrier commands for computing systems
US9411542B2 (en) * 2014-02-21 2016-08-09 Analog Devices Global Interruptible store exclusive
US9594713B2 (en) 2014-09-12 2017-03-14 Qualcomm Incorporated Bridging strongly ordered write transactions to devices in weakly ordered domains, and related apparatuses, methods, and computer-readable media
CN106886504B (zh) * 2017-04-05 2020-12-04 上海弘矽半导体有限公司 基于ahb总线的多核soc中实现原子操作系统及方法
EP3815254A4 (en) * 2018-09-28 2022-07-20 Apple Inc. ASSOCIATION OF BEAM FAILURE RECOVERY AND RADIO LINK FAILURE IN A FIFTH GENERATION (5G) NEW RADIO (NR) SYSTEM
US11321248B2 (en) * 2019-05-24 2022-05-03 Texas Instruments Incorporated Multiple-requestor memory access pipeline and arbiter
US11252108B2 (en) 2019-06-19 2022-02-15 Nxp Usa, Inc. Controller for ordering out-of-order transactions in SoC
US12530313B2 (en) * 2019-07-03 2026-01-20 Huaxia General Processor Technologies Inc. System and architecture of pure functional neural network accelerator
KR102300798B1 (ko) 2019-07-31 2021-09-13 주식회사 태성이엔지 젓갈용 해산물 선별장치
US10860333B1 (en) * 2019-10-14 2020-12-08 Western Digital Technologies, Inc. Interleaved host reset and next re-initialization operations
US11775467B2 (en) 2021-01-14 2023-10-03 Nxp Usa, Inc. System and method for ordering transactions in system-on-chips
KR102856424B1 (ko) 2022-12-27 2025-09-09 주식회사 포엠 양식 패류 분리 및 선별장치
US12332811B1 (en) * 2024-03-19 2025-06-17 Qualcomm Incorporated Method and apparatus for exclusive access fairness in memory systems with distributed exclusive access management

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5832304A (en) 1995-03-15 1998-11-03 Unisys Corporation Memory queue with adjustable priority and conflict detection
US6038646A (en) 1998-01-23 2000-03-14 Sun Microsystems, Inc. Method and apparatus for enforcing ordered execution of reads and writes across a memory interface
US6275913B1 (en) 1999-10-15 2001-08-14 Micron Technology, Inc. Method for preserving memory request ordering across multiple memory controllers
US6275914B1 (en) 1999-10-15 2001-08-14 Micron Technology, Inc Apparatus for preserving memory request ordering across multiple memory controllers
US6549985B1 (en) 2000-03-30 2003-04-15 I P - First, Llc Method and apparatus for resolving additional load misses and page table walks under orthogonal stalls in a single pipeline processor
US6754751B1 (en) 2001-03-30 2004-06-22 Intel Corporation Method and apparatus for handling ordered transactions
US6801976B2 (en) * 2001-08-27 2004-10-05 Intel Corporation Mechanism for preserving producer-consumer ordering across an unordered interface
AU2003900733A0 (en) * 2003-02-19 2003-03-06 Canon Kabushiki Kaisha Dynamic Reordering of Memory Requests
US8407433B2 (en) * 2007-06-25 2013-03-26 Sonics, Inc. Interconnect implementing internal controls
US20050289306A1 (en) 2004-06-28 2005-12-29 Sridhar Muthrasanallur Memory read requests passing memory writes
US9026744B2 (en) * 2005-03-23 2015-05-05 Qualcomm Incorporated Enforcing strongly-ordered requests in a weakly-ordered processing
US7500045B2 (en) * 2005-03-23 2009-03-03 Qualcomm Incorporated Minimizing memory barriers when enforcing strongly-ordered requests in a weakly-ordered processing system
JP2010170609A (ja) * 2009-01-22 2010-08-05 Toshiba Corp 不揮発性半導体記憶装置
US8352682B2 (en) * 2009-05-26 2013-01-08 Qualcomm Incorporated Methods and apparatus for issuing memory barrier commands in a weakly ordered storage system
JP2010287058A (ja) * 2009-06-11 2010-12-24 Canon Inc メモリシステム

Also Published As

Publication number Publication date
JP5951844B2 (ja) 2016-07-13
JP2015500536A (ja) 2015-01-05
CN103975314B (zh) 2015-09-16
EP2788882A1 (en) 2014-10-15
US20130151799A1 (en) 2013-06-13
JP2015158943A (ja) 2015-09-03
CN103975314A (zh) 2014-08-06
EP2788882B1 (en) 2016-04-13
JP5745191B2 (ja) 2015-07-08
WO2013086529A1 (en) 2013-06-13
KR20140102732A (ko) 2014-08-22
KR101445826B1 (ko) 2014-09-29
JP6408514B2 (ja) 2018-10-17
JP2016157490A (ja) 2016-09-01
US8782356B2 (en) 2014-07-15

Similar Documents

Publication Publication Date Title
IN2014CN04025A (https=)
EP3652650A4 (en) TECHNIQUES FOR MANAGING ACCESS TO A HARDWARE ACCELERATOR MEMORY
BR112014026741A2 (pt) sistema de sequenciamento de solicitação de bloco melhorado para manuseio de sequenciamento de baixa latência
EP2852391A4 (en) SYSTEMS FOR THE TREATMENT OF LUNG IGNITIONS
EP2892615A4 (en) SYSTEMS AND METHODS FOR TREATING DERIVATIVES OF MATICOLOGICAL IMMUNITY
EP3014416A4 (en) Multiple register memory access instructions, processors, methods, and systems
EP2943889A4 (en) SYSTEMS AND METHODS FOR ACCESS-PROTECTED INTERACTIONS
EP2684133A4 (en) METHOD FOR ACCESSING MEMORY CELLS, METHOD FOR DISTRIBUTING MEMORY REQUIREMENTS, SYSTEMS THEREFOR AND MEMORY CONTROLS
EP3007070A4 (en) MEMORY SYSTEM, MEMORY ACCESS REQUEST PROCESSING METHOD, AND COMPUTER SYSTEM
GB2500529B (en) Memory access device for memory sharing among multiple processors and access method for the same
EP2972901A4 (en) Managing the write performance of an asymmetric memory system
EP2891019A4 (en) SYSTEMS, METHODS AND ARTICLES FOR IMPROVING WELL-BEING IN HABITABLE ENVIRONMENTS
EP2540070A4 (en) INTUITIVE CALCULATION METHOD AND SYSTEMS
EP2936410A4 (en) SYSTEMS AND METHOD FOR DELIVERING AN ARTICLE
SG11201403937PA (en) Systems and methods for server cluster application virtualization
EP2665449A4 (en) ADAPTIVE ARM SUPPORT SYSTEMS AND METHOD FOR THEIR USE
GB2513970B (en) Limited range vector memory access instructions, processors, methods, and systems
EP2683846A4 (en) SYSTEMS AND METHOD FOR ACTIVATING AND DISABLING DEVICES
EP2931484A4 (en) ADAPTIVE ARM SUPPORT SYSTEMS AND METHOD OF USE
EP2852361A4 (en) SYSTEMS, METHODS AND DEVICES FOR WEAKENING UNWANTED EVENTS
EP2754041A4 (en) SYSTEMS AND METHOD FOR DEVELOPING COMPONENT-BASED DATA PROCESSING APPLICATIONS
EP2923457A4 (en) SYSTEMS AND METHOD FOR SPATIAL MULTIPLEXING SCHEMATES IN A CLOSED CIRCUIT FOR RADIO ACCESS VIRTUALIZATION
EP2734171A4 (en) PACKAGING SYSTEMS AND METHOD
SG10201802428QA (en) Virtual computing systems and methods
EP3362878A4 (en) VIRTUAL REALITY SYSTEMS AND METHODS FOR IMPROVED CLINICAL RESULTS