IN2014CN01835A - - Google Patents

Info

Publication number
IN2014CN01835A
IN2014CN01835A IN1835CHN2014A IN2014CN01835A IN 2014CN01835 A IN2014CN01835 A IN 2014CN01835A IN 1835CHN2014 A IN1835CHN2014 A IN 1835CHN2014A IN 2014CN01835 A IN2014CN01835 A IN 2014CN01835A
Authority
IN
India
Prior art keywords
register
item
memory location
instruction
insert
Prior art date
Application number
Inventor
Mao Zeng
Lucian Codrescu
Erich James Plondke
Ajay Anant Ingle
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of IN2014CN01835A publication Critical patent/IN2014CN01835A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction

Abstract

An instruction identifies a register and a memory location. Upon execution of the instruction by a processor an item is loaded from the memory location and a shift and insert operation is performed to shift data in the register and to insert the item into the register.
IN1835CHN2014 2011-09-30 2012-09-30 IN2014CN01835A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/249,284 US9823928B2 (en) 2011-09-30 2011-09-30 FIFO load instruction
PCT/US2012/058181 WO2013049765A1 (en) 2011-09-30 2012-09-30 Fifo load instruction

Publications (1)

Publication Number Publication Date
IN2014CN01835A true IN2014CN01835A (en) 2015-09-04

Family

ID=47146655

Family Applications (1)

Application Number Title Priority Date Filing Date
IN1835CHN2014 IN2014CN01835A (en) 2011-09-30 2012-09-30

Country Status (7)

Country Link
US (1) US9823928B2 (en)
EP (1) EP2761434B1 (en)
JP (2) JP6022581B2 (en)
KR (1) KR101697548B1 (en)
CN (1) CN103827818B (en)
IN (1) IN2014CN01835A (en)
WO (1) WO2013049765A1 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9329834B2 (en) * 2012-01-10 2016-05-03 Intel Corporation Intelligent parametric scratchap memory architecture
JP2016019708A (en) 2014-07-16 2016-02-04 浜松ホトニクス株式会社 Solid-state imaging device, x-ray imaging system, and solid-state imaging device driving method
CN104597805A (en) * 2014-12-09 2015-05-06 北京临近空间飞艇技术开发有限公司 System and method for achieving circular register shifting based on FIFO
CN105892993B (en) * 2016-03-28 2019-02-15 龙芯中科技术有限公司 Based on recombination method, device and the microprocessor for extracting insertion operation
US10725685B2 (en) * 2017-01-19 2020-07-28 International Business Machines Corporation Load logical and shift guarded instruction
US10579377B2 (en) 2017-01-19 2020-03-03 International Business Machines Corporation Guarded storage event handling during transactional execution
US10452288B2 (en) 2017-01-19 2019-10-22 International Business Machines Corporation Identifying processor attributes based on detecting a guarded storage event
US10732858B2 (en) 2017-01-19 2020-08-04 International Business Machines Corporation Loading and storing controls regulating the operation of a guarded storage facility
US10733016B1 (en) 2019-04-26 2020-08-04 Google Llc Optimizing hardware FIFO instructions
US11010099B1 (en) * 2019-11-19 2021-05-18 Western Digital Technologies, Inc. Data storage device executing access commands based on leapfrog sort
US11237827B2 (en) 2019-11-26 2022-02-01 Advanced Micro Devices, Inc. Arithemetic logic unit register sequencing

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL136896C (en) 1964-10-07
JPS625441A (en) 1985-02-18 1987-01-12 Nec Corp Information processor
US5781457A (en) * 1994-03-08 1998-07-14 Exponential Technology, Inc. Merge/mask, rotate/shift, and boolean operations from two instruction sets executed in a vectored mux on a dual-ALU
JPH07295882A (en) 1994-04-22 1995-11-10 Hitachi Ltd Information processor and information processing system
JPH0927030A (en) 1995-07-12 1997-01-28 Fujitsu Ltd Image processor
US5991531A (en) * 1997-02-24 1999-11-23 Samsung Electronics Co., Ltd. Scalable width vector processor architecture for efficient emulation
US6334176B1 (en) * 1998-04-17 2001-12-25 Motorola, Inc. Method and apparatus for generating an alignment control vector
US6490673B1 (en) 1998-11-27 2002-12-03 Matsushita Electric Industrial Co., Ltd Processor, compiling apparatus, and compile program recorded on a recording medium
FI20010924A (en) 2001-05-03 2002-11-04 Nokia Corp Microprocessor memory processing
US7272622B2 (en) * 2001-10-29 2007-09-18 Intel Corporation Method and apparatus for parallel shift right merge of data
US7685212B2 (en) 2001-10-29 2010-03-23 Intel Corporation Fast full search motion estimation with SIMD merge instruction
US6721866B2 (en) * 2001-12-21 2004-04-13 Intel Corporation Unaligned memory operands
US20110087859A1 (en) * 2002-02-04 2011-04-14 Mimar Tibet System cycle loading and storing of misaligned vector elements in a simd processor
US7376812B1 (en) * 2002-05-13 2008-05-20 Tensilica, Inc. Vector co-processor for configurable and extensible processor architecture
US7126991B1 (en) 2003-02-03 2006-10-24 Tibet MIMAR Method for programmable motion estimation in a SIMD processor
US7275147B2 (en) 2003-03-31 2007-09-25 Hitachi, Ltd. Method and apparatus for data alignment and parsing in SIMD computer architecture
GB2409059B (en) 2003-12-09 2006-09-27 Advanced Risc Mach Ltd A data processing apparatus and method for moving data between registers and memory
GB2411978B (en) * 2004-03-10 2007-04-04 Advanced Risc Mach Ltd Inserting bits within a data word
US7475392B2 (en) * 2004-06-07 2009-01-06 International Business Machines Corporation SIMD code generation for loops with mixed data lengths
JP2006004042A (en) * 2004-06-16 2006-01-05 Renesas Technology Corp Data processor
US7315937B2 (en) * 2004-10-01 2008-01-01 Mips Technologies, Inc. Microprocessor instructions for efficient bit stream extractions
US20070052557A1 (en) * 2005-09-02 2007-03-08 Thomas Magdeburger Shared memory and shared multiplier programmable digital-filter implementation
US8984256B2 (en) 2006-02-03 2015-03-17 Russell Fish Thread optimized multiprocessor architecture
CA2642022A1 (en) 2006-02-03 2007-08-16 Russell H. Fish, Iii Thread optimized multiprocessor architecture
US7949701B2 (en) * 2006-08-02 2011-05-24 Qualcomm Incorporated Method and system to perform shifting and rounding operations within a microprocessor
US7624251B2 (en) * 2006-11-01 2009-11-24 Apple Inc. Instructions for efficiently accessing unaligned partial vectors
JP2008258762A (en) 2007-04-02 2008-10-23 Toshiba Corp Digital signal receiving apparatus
US8108653B2 (en) * 2008-01-09 2012-01-31 Analog Devices, Inc. Processor architectures for enhanced computational capability and low latency
US8078834B2 (en) 2008-01-09 2011-12-13 Analog Devices, Inc. Processor architectures for enhanced computational capability
US8145804B2 (en) * 2009-09-21 2012-03-27 Kabushiki Kaisha Toshiba Systems and methods for transferring data to maintain preferred slot positions in a bi-endian processor
US9137737B2 (en) 2011-08-29 2015-09-15 Qualcomm Incorporated Systems and methods for monitoring of background application events
WO2013052897A1 (en) 2011-10-05 2013-04-11 Qualcomm Incorporated Systems and methods for management of background application events

Also Published As

Publication number Publication date
WO2013049765A1 (en) 2013-04-04
JP2016192212A (en) 2016-11-10
CN103827818B (en) 2017-06-13
KR101697548B1 (en) 2017-01-18
KR20140073553A (en) 2014-06-16
CN103827818A (en) 2014-05-28
EP2761434B1 (en) 2017-06-14
US20130086360A1 (en) 2013-04-04
JP2014532231A (en) 2014-12-04
EP2761434A1 (en) 2014-08-06
US9823928B2 (en) 2017-11-21
JP6022581B2 (en) 2016-11-09

Similar Documents

Publication Publication Date Title
IN2014CN01835A (en)
GB2519017A (en) Next instruction access intent instruction
GB2495363B (en) Prefix computer instruction for extending instruction functionality
IN2014CN04203A (en)
GB2495360B (en) Exploiting an architected last-use operand indication in a computer system operand resource pool
GB2488619A (en) Synchronizing SIMD vectors
MX346496B (en) Instruction to compute the distance to a specified memory boundary.
MX2013008072A (en) System, method, and article to prompt behavior change.
GB2495362B (en) Decode-time computer instruction optimization
EP2756872A4 (en) Program, storage medium, gaming device and computer
GB201318026D0 (en) Installing an application into a virtualized environment
GB2494542B (en) Reducing store-hit-loads in an out-of-order processor
IN2014MN00876A (en)
GB2520858A (en) Instruction set for message scheduling of SHA256 algorithm
EP2724235A4 (en) N-way runtime interoperative debugging
EP2722994A4 (en) Data processor and data-processing method
GB201317902D0 (en) Vector friendly instruction format and execution thereof
GB201209171D0 (en) Vector register file caching of context data structure for maintaining state data in a multithreaded image processing pipeline
GB201304865D0 (en) Multiply add functional unit capable of executing scale, round, get-mant, reduce, range and class instructions
TWD164765S (en) A portion of a notebook computer housing
EP2656288A4 (en) Interactions with contextual and task-based computing environments
GB201121886D0 (en) Intermediate value storage within a graphics processing apparatus
GB201213315D0 (en) Computer instructions for activating and deactivating operands
GB2520860A (en) Systems, apparatuses, and methods for performing conflict detection and broadcasting contents of a register to data element positions of another register
GB2507229A (en) Managing workloads in a multiprocessing computer system