IN2012DN03822A - - Google Patents

Download PDF

Info

Publication number
IN2012DN03822A
IN2012DN03822A IN3822DEN2012A IN2012DN03822A IN 2012DN03822 A IN2012DN03822 A IN 2012DN03822A IN 3822DEN2012 A IN3822DEN2012 A IN 3822DEN2012A IN 2012DN03822 A IN2012DN03822 A IN 2012DN03822A
Authority
IN
India
Prior art keywords
computation
written
calculated
results
function
Prior art date
Application number
Inventor
Bernd Mueller
Markus Ferch
Yorck Collani
Holger Banski
Original Assignee
Bosch Gmbh Robert
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bosch Gmbh Robert filed Critical Bosch Gmbh Robert
Publication of IN2012DN03822A publication Critical patent/IN2012DN03822A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1695—Error detection or correction of the data by redundancy in hardware which are operating with time diversity
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0715—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a system implementing multitasking
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0736—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in functional embedded systems, i.e. in a data processing system designed as a combination of hardware and software dedicated to performing a certain function
    • G06F11/0739—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in functional embedded systems, i.e. in a data processing system designed as a combination of hardware and software dedicated to performing a certain function in a data processing system embedded in automotive or aircraft systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1633—Error detection by comparing the output of redundant processing systems using mutual exchange of the output between the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G06F11/1645—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components and the comparison itself uses redundant hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1683—Temporal synchronisation or re-synchronisation of redundant processing components at instruction level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1479—Generic software techniques for error detection or fault masking
    • G06F11/1487—Generic software techniques for error detection or fault masking using N-version programming
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1654—Error detection by comparing the output of redundant processing systems where the output of only one of the redundant processing components can drive the attached hardware, e.g. memory or I/O
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1687—Temporal synchronisation or re-synchronisation of redundant processing components at event level, e.g. by interrupt or result of polling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1691—Temporal synchronisation or re-synchronisation of redundant processing components using a quantum
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/83—Indexing scheme relating to error detection, to error correction, and to monitoring the solution involving signatures

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Advance Control (AREA)

Abstract

The present subject matter relates to method for operating a processor (2) that comprises at least two computation modules (4, 6). A signature register (18, 20) having a plurality of inputs is associated with each of least two of the at least two computation modules (4, 6). In the method, at least one function (12, 14) is carried out by the at least two of the at least two computation modules (4, 6). With each function (8, 10), an algorithm is calculated, wherein results (12, 14) calculated by each computation module (4, 6) are written into the associated signature register (18, 20) and the results (12, 14) written into the signature registers (18,20) are compared.
IN3822DEN2012 2009-12-15 2010-12-02 IN2012DN03822A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102009054637A DE102009054637A1 (en) 2009-12-15 2009-12-15 Method for operating a computing unit
PCT/EP2010/068720 WO2011082904A1 (en) 2009-12-15 2010-12-02 Method for operating a processor

Publications (1)

Publication Number Publication Date
IN2012DN03822A true IN2012DN03822A (en) 2015-08-28

Family

ID=43734065

Family Applications (1)

Application Number Title Priority Date Filing Date
IN3822DEN2012 IN2012DN03822A (en) 2009-12-15 2010-12-02

Country Status (6)

Country Link
US (1) US20120317576A1 (en)
EP (1) EP2513796B1 (en)
CN (1) CN102640119B (en)
DE (1) DE102009054637A1 (en)
IN (1) IN2012DN03822A (en)
WO (1) WO2011082904A1 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102013202774A1 (en) * 2013-02-20 2014-08-21 Robert Bosch Gmbh Apparatus for controlling processor of motor vehicle, has primary task that is provided with activating unit for activating secondary task according to secondary repetition period which is multiple of primary repetition period
US9367372B2 (en) 2013-06-18 2016-06-14 Advanced Micro Devices, Inc. Software only intra-compute unit redundant multithreading for GPUs
AT515341B1 (en) * 2014-01-23 2015-12-15 Bernecker & Rainer Ind Elektronik Gmbh Procedure for checking the execution of software
US9268660B2 (en) 2014-03-12 2016-02-23 International Business Machines Corporation Matrix and compression-based error detection
DE102017210151A1 (en) * 2017-06-19 2018-12-20 Zf Friedrichshafen Ag Device and method for controlling a vehicle module in response to a state signal
GB2579591B (en) * 2018-12-04 2022-10-26 Imagination Tech Ltd Buffer checker
GB2579590B (en) 2018-12-04 2021-10-13 Imagination Tech Ltd Workload repetition redundancy
GB2592436B (en) 2020-02-28 2022-02-23 Imagination Tech Ltd Critical workload check
GB2592437B (en) * 2020-02-28 2022-03-02 Imagination Tech Ltd Critical workload check

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3009355C2 (en) * 1980-03-12 1984-08-30 Standard Elektrik Lorenz Ag, 7000 Stuttgart Redundant computing system
US5961653A (en) * 1997-02-19 1999-10-05 International Business Machines Corporation Processor based BIST for an embedded memory
US5784383A (en) * 1997-10-02 1998-07-21 International Business Machines Corporation Apparatus for identifying SMP bus transfer errors
US6247143B1 (en) * 1998-06-30 2001-06-12 Sun Microsystems, Inc. I/O handling for a multiprocessor computer system
US20080008393A1 (en) * 1999-04-09 2008-01-10 Dave Stuttard Parallel data processing apparatus
AU3829500A (en) * 1999-04-09 2000-11-14 Clearspeed Technology Limited Parallel data processing apparatus
DE10252230A1 (en) * 2002-11-11 2004-05-27 Robert Bosch Gmbh Data transfer method with error checking based on a signature imaging method, whereby a first signature is formed from inverted data, the uninverted data is then transmitted prior to being reinverted to permit signature checking
US7584405B2 (en) * 2003-12-03 2009-09-01 Hewlett-Packard Development Company, L.P. Fault-detecting computer system
US20050240806A1 (en) * 2004-03-30 2005-10-27 Hewlett-Packard Development Company, L.P. Diagnostic memory dump method in a redundant processor
US7321989B2 (en) * 2005-01-05 2008-01-22 The Aerospace Corporation Simultaneously multithreaded processing and single event failure detection method
US20070266372A1 (en) * 2006-05-10 2007-11-15 Gawor Helen L Generating documentation from task execution
GB2443507A (en) * 2006-10-24 2008-05-07 Advanced Risc Mach Ltd Debugging parallel programs
FR2912526B1 (en) * 2007-02-13 2009-04-17 Thales Sa METHOD OF MAINTAINING SYNCHRONISM OF EXECUTION BETWEEN MULTIPLE ASYNCHRONOUS PROCESSORS WORKING IN PARALLEL REDUNDANTLY.
JP5315748B2 (en) * 2008-03-28 2013-10-16 富士通株式会社 Microprocessor, signature generation method, multiplexed system, and multiplexed execution verification method
US8171328B2 (en) * 2008-12-31 2012-05-01 Intel Corporation State history storage for synchronizing redundant processors

Also Published As

Publication number Publication date
EP2513796A1 (en) 2012-10-24
CN102640119A (en) 2012-08-15
WO2011082904A1 (en) 2011-07-14
EP2513796B1 (en) 2013-10-02
US20120317576A1 (en) 2012-12-13
CN102640119B (en) 2014-09-17
DE102009054637A1 (en) 2011-06-16

Similar Documents

Publication Publication Date Title
IN2012DN03822A (en)
WO2012053792A3 (en) Input device and contact position detecting method thereof
WO2012068478A3 (en) Shared function-memory circuitry for a processing cluster
IN2014CN02111A (en)
IN2012DN00933A (en)
MY159446A (en) Bulky sheet and method for producing same
EP2490141A3 (en) Method of, and apparatus for, stream scheduling in parallel pipelined hardware
BR112012029331A2 (en) apparatus and method for hydraulic energy recovery
WO2010016888A3 (en) Computing module for efficient fft and fir hardware accelerator
GB2509647A (en) Testing transaction applications
MX352754B (en) Water treatment system and method.
WO2008142750A1 (en) Calculation unit, processor, and processor architecture
WO2011161429A3 (en) System and method for tracing the activity of a data processing unit supporting speculative instruction execution and out-of-order data transfers
WO2011119792A3 (en) Sequential layout builder
WO2009141612A3 (en) Improvements relating to data processing architecture
GB2474983A (en) DMA engine
CL2009000842A1 (en) Method implemented in a computer to adapt and use a computer environment, computer program product and computer system.
EP1709506A4 (en) Interactively solving constraints in a font-hinting language
NZ601461A (en) Systems, methods, and apparatus for utility meter configuration
GB2498123A (en) Multi-processor computer systems and methods
WO2011119801A3 (en) Sequential layout builder architecture
WO2015056098A3 (en) Systems and methods for register allocation
WO2008115717A3 (en) Production rule system and method
WO2015023277A3 (en) Heterogeneous multicore processor with graphene-based transistors
JP2013076855A5 (en)