IL307420A - בחירה דינמית של נתיבי כח במעגלים - Google Patents
בחירה דינמית של נתיבי כח במעגליםInfo
- Publication number
- IL307420A IL307420A IL307420A IL30742023A IL307420A IL 307420 A IL307420 A IL 307420A IL 307420 A IL307420 A IL 307420A IL 30742023 A IL30742023 A IL 30742023A IL 307420 A IL307420 A IL 307420A
- Authority
- IL
- Israel
- Prior art keywords
- power
- switches
- function
- circuit component
- perform
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J3/00—Circuit arrangements for AC mains or AC distribution networks
- H02J3/001—Methods to deal with contingencies, e.g. abnormalities, faults or failures
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/72—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in cryptographic circuits
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
- G06F21/755—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation with measures against power attack
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Security & Cryptography (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IL307420A IL307420A (he) | 2023-10-02 | 2023-10-02 | בחירה דינמית של נתיבי כח במעגלים |
| US18/640,206 US20250112461A1 (en) | 2023-10-02 | 2024-04-19 | Dynamic selection of power routes in circuits |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IL307420A IL307420A (he) | 2023-10-02 | 2023-10-02 | בחירה דינמית של נתיבי כח במעגלים |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| IL307420A true IL307420A (he) | 2025-05-01 |
Family
ID=95155476
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IL307420A IL307420A (he) | 2023-10-02 | 2023-10-02 | בחירה דינמית של נתיבי כח במעגלים |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US20250112461A1 (he) |
| IL (1) | IL307420A (he) |
-
2023
- 2023-10-02 IL IL307420A patent/IL307420A/he unknown
-
2024
- 2024-04-19 US US18/640,206 patent/US20250112461A1/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| US20250112461A1 (en) | 2025-04-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Tiri et al. | A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation | |
| Li et al. | Power modeling and characteristics of field programmable gate arrays | |
| Li et al. | Architecture evaluation for power-efficient FPGAs | |
| Chang et al. | A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits | |
| CN102970022A (zh) | 用于提高电子电路可靠性的装置和相关方法 | |
| US6643828B2 (en) | Method for controlling critical circuits in the design of integrated circuits | |
| Wang et al. | Total dose and SEE of metal-to-metal antifuse FPGA | |
| Lao et al. | Reconfigurable architectures for silicon physical unclonable functions | |
| US20250112461A1 (en) | Dynamic selection of power routes in circuits | |
| Czajkowski et al. | Using negative edge triggered FFs to reduce glitching power in FPGA circuits | |
| Khanna et al. | Clock gated 16-bits alu design & implementation on fpga | |
| Kim et al. | Physical design methodology of power gating circuits for standard-cell-based design | |
| Nevoral et al. | PoLibSi: Path towards intrinsically reconfigurable components | |
| Moreira et al. | A new CMOS topology for low-voltage null convention logic gates design | |
| Ye et al. | Power consumption in XOR-based circuits | |
| US12431188B2 (en) | Efficient Muller C-Element implementation for high bit-width asynchronous applications | |
| KR101135056B1 (ko) | 전력 분석 공격을 대비한 스위칭 로직 | |
| Katashita et al. | Development of an evaluation platform and performance experimentation of flex power FPGA device | |
| Emmert et al. | Thx2 programmable logic block architecture for clockless asynchronous fpgas | |
| Palchaudhuri et al. | Testable architecture design for programmable cellular automata on FPGA using run-time dynamically reconfigurable look-up tables | |
| CN113853604A (zh) | 用于异步可编程门阵列设备的系统和方法 | |
| Cook et al. | Techniques for Exploring Fine-Grained LUT and Routing Aging on a 28nm FPGA | |
| Lao et al. | Novel reconfigurable silicon physical unclonable functions | |
| Deepika et al. | Analysis of Optimization Techniques for Low Power VLSI Design | |
| Miller | Realization and formal analysis of asynchronous pulse communication circuits |