IL276480B2 - Synchronization in distributed communication systems - Google Patents

Synchronization in distributed communication systems

Info

Publication number
IL276480B2
IL276480B2 IL276480A IL27648020A IL276480B2 IL 276480 B2 IL276480 B2 IL 276480B2 IL 276480 A IL276480 A IL 276480A IL 27648020 A IL27648020 A IL 27648020A IL 276480 B2 IL276480 B2 IL 276480B2
Authority
IL
Israel
Prior art keywords
cluster
routing system
synchronization
distributed routing
network
Prior art date
Application number
IL276480A
Other languages
Hebrew (he)
Other versions
IL276480A (en
IL276480B1 (en
Inventor
Krayden Amir
SANDLER Evgeny
KOSHAROVSKY Eliezer
Cohen Ron
Original Assignee
Drivenets Ltd
At& T Services Inc
Krayden Amir
SANDLER Evgeny
KOSHAROVSKY Eliezer
Cohen Ron
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Drivenets Ltd, At& T Services Inc, Krayden Amir, SANDLER Evgeny, KOSHAROVSKY Eliezer, Cohen Ron filed Critical Drivenets Ltd
Priority to IL276480A priority Critical patent/IL276480B2/en
Publication of IL276480A publication Critical patent/IL276480A/en
Publication of IL276480B1 publication Critical patent/IL276480B1/en
Publication of IL276480B2 publication Critical patent/IL276480B2/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W4/00Services specially adapted for wireless communication networks; Facilities therefor
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mobile Radio Communication Systems (AREA)

Description

Synchronization in Distributed Communication Systems TECHNICAL FIELD The present disclosure relates generally to the field of distributed computing. More specifically, it relates to the operation of a distributed router. GLOSSARY ASIC - Application-Specific Integrated Circuit; eNB - Evolved Node B; L2 - Layer 2; OOB - Out of band; PCI – Peripheral Component Interconnect; PTP - Precision time protocol; RAN - Radio Access Network; SDH – Synchronous Digital Hierarchy; SoC - System on a Chip; Sync-E - Synchronous Ethernet; TOD - Time of Day; NCM– Network Cluster Management; Control Plane – A logical layer that encompasses all applications related to all the functions and processes that determine which path to use, e.g. the management of the data plane. This definition encompasses among others but not limited to, configuration engines, routing stacks, routing protocols, spanning tree, ldp (Identity Provider), and user-facing services; PCIe – PCI express; the term refers to a high-speed serial expansion bus standard. It is for example the common motherboard interface for various connections such as Ethernet hardware connections. PCIe includes high maximum system bus throughput, low I/O pin count and small physical footprint, good performance scaling for bus devices, a more detailed error detection and reporting mechanism (Advanced Error Reporting, AER), native hot-swap functionality and hardware support for I/O virtualization; and White Box – a commodity, being an open or industry-standard compliant hardware for switches and/or routers within the forwarding plane. White boxes provide users with the foundational hardware elements of a network. BACKGROUND Cellular systems have always required strict synchronization. Initial implementations relied on transmission systems (such as SDH) as the clock source for the synchronization process. But as SDH networks in RAN architectures are being replaced by packetized networks, SDH systems are no longer available. On the other hand, the advances being made in radio technology and the trend of using disaggregated radio system comprising eNB units, create the need for more precise clock distribution systems that can be implemented in such disaggregated radio systems. The industry standard technologies for clock distribution are based on two main protocols: a) The Precision Time Protocol (PTP) which is a protocol used to synchronize clocks throughout a computer network. On a local area network, it achieves clock accuracy in the sub-microsecond range, making it suitable for measurement and control systems. This approach provides the option to distribute Phase and Time of day (TOD) information. The PTP selects a master source of time for an IEEE 15domain and for each network segment in the domain. Clocks determine the offset between themselves and their master. In order to accurately synchronize to their master, clocks must individually determine the network transit time of the Sync messages. The transit time is determined indirectly by measuring round-trip time from each clock to its master and the clocks initiate an exchange with their master designed to measure the transit time. b) Synchronous Ethernet (SyncE) is an ITU-T standard for computer networking that facilitates the transfer of clock signals over the Ethernet physical layer. Such a signal can then be made traceable to an external clock, and provides the option to distribute phase information via a dedicated channel on the ethernet physical layer. Yet, systems such as 5G cellular systems require synchronization precision at the order of nanoseconds (ns). In turn, to reach such a high precision level on a packetized network, clock correction must be affected at every network node belonging to the system. Synchronization packet processing in prior art solutions is done at the forwarding ASIC level. Devices referred to as "system on a chip" (SoC) devices work very well when dealing with the problem of synchronization. However, a single chip is limited in the amount of traffic it can forward, hence multi-chip systems are built. The current approach to building a multi- chip system is using a chassis cage that encompasses several line cards, where each line card includes a small number of forwarding chips, interconnected with dedicated fabric cards. As every chip needs to update the associated clock, all chips comprised in such a chassis cage device, need to have a very good synchronization level between themselves. The chassis cages are proprietary devices manufactured by using a specialized design. The intra chassis synchronization is achieved by implementing dedicated synchronization lanes, that have been designed as part of the chassis cage during its design. Disaggregated and distributed systems are systems whose components are located on different networked nodes, which communicate and coordinate their actions by forwarding messages to one another. Implementing this concept relies on using commodity hardware, such as white box network devices and commercial off the shelf servers. While the white box network devices are capable of time synchronization when operating as a stand-alone device, when they are assembled to form a distributed cluster, synchronizing the internal clock between the various cluster components becomes a significant challenge. Clusters are usually deployed to improve performance and availability over that of a single device (e.g. a computer), while typically being much more cost-effective than single devices of comparable speed or availability. However, cluster computing technique poses a number of challenges. Two of these challenges stand out: the first being application complexity and the second - cluster element synchronization. The application complexity stems from the distributed nature of cluster computing. For instance, the solution architecture must be one that is able to address the question of how can the network elements be used when the task at hand is being divided therebetween, while ensuring that from the customer application's side, it would still appear that it communicates with a single logical unit. Element synchronization on the other hand relates to the internal cohesiveness of the system. Every datum unit shared between elements must be synchronized to ensure coherence of the cluster-wide behavior. Therefore, a solution is needed, one that will ensure that: a. The cluster components are synchronized to a level needed to meet cellular networks requirements; b. The solution should rely on standard components that are available as off the shelf components by commodity hardware vendors. c. The system must appear to the outside world as a single node in term of clock mechanisms.

Claims (6)

1.CLAIMS 1. A distributed routing system for use in a communication network, wherein said distributed routing system includes at least one cluster comprising a plurality of cluster elements and characterized in that the cluster elements used for forwarding communication traffic from among the plurality of cluster elements are synchronized there-between to a single clock and then synchronized to an external communication element.
2. The distributed routing system of claim 1, wherein all the cluster elements that are used for forward communication traffic, are configured to implement IEEE 1588 standard and/or Synchronous Ethernet (Sync-E).
3. The distributed routing system of claim 2, wherein all the cluster elements that are used for forward communication traffic, are configured to be synchronized by using their out of band network as an intra cluster synchronization network.
4. The distributed routing system of claim 3, wherein in case the out of band network comprises a plurality of L2 devices, said plurality of L2 devices are synchronized there-between.
5. The distributed routing system of claim 1, further comprising a dedicated timing device associated with the cluster elements that are used for forward communication traffic, wherein said cluster elements that are used for forward communication traffic are directly connected to an out of band management network.
6. The distributed routing system of claim 1, wherein the native management ports of the cluster elements that are used for forward communication traffic are characterized in that they do not support needed features for affecting a synchronization. For the Applicant, By:
IL276480A 2020-08-03 2020-08-03 Synchronization in distributed communication systems IL276480B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
IL276480A IL276480B2 (en) 2020-08-03 2020-08-03 Synchronization in distributed communication systems

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IL276480A IL276480B2 (en) 2020-08-03 2020-08-03 Synchronization in distributed communication systems

Publications (3)

Publication Number Publication Date
IL276480A IL276480A (en) 2022-03-01
IL276480B1 IL276480B1 (en) 2023-04-01
IL276480B2 true IL276480B2 (en) 2023-08-01

Family

ID=80473098

Family Applications (1)

Application Number Title Priority Date Filing Date
IL276480A IL276480B2 (en) 2020-08-03 2020-08-03 Synchronization in distributed communication systems

Country Status (1)

Country Link
IL (1) IL276480B2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011025746A1 (en) * 2009-08-25 2011-03-03 Semtech Corporation Measurement and adjustment of real-time values according to residence time in networking equipment without access to real time

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011025746A1 (en) * 2009-08-25 2011-03-03 Semtech Corporation Measurement and adjustment of real-time values according to residence time in networking equipment without access to real time

Also Published As

Publication number Publication date
IL276480A (en) 2022-03-01
IL276480B1 (en) 2023-04-01

Similar Documents

Publication Publication Date Title
US11646864B2 (en) Systems and methods for precise time synchronization with optical modules
KR102652569B1 (en) Implementation of PHY-level hardware timestamping and time synchronization in cost-optimized environments
US20140348182A1 (en) Time synchronization between nodes of a switched interconnect fabric
US20120275501A1 (en) Pluggable synchronization clocks, networks, systems and methods related thereto
CN111385048A (en) Time synchronization method and system
EP3163786B1 (en) Clock synchronization method and apparatus
US11099599B2 (en) Communication device, cascaded network and internal synchronization method
US20140348181A1 (en) Time synchronization between nodes of a switched interconnect fabric
WO2020136487A2 (en) A tsn enabled controller
JP2014183386A (en) Communication control device and communication system
US20230300068A1 (en) Synchronization in Distributed Communication Systems
CN111543019B (en) System and method for accurate time synchronization using optical modules
CN113489563B (en) Clock synchronization method of virtual machine and cloud platform
US12111681B2 (en) Network adapter providing isolated self-contained time services
IL276480B2 (en) Synchronization in distributed communication systems
Moreira et al. IEEE 1588 Transparent Clock architecture for FPGA-based network devices
JP2024518525A (en) Packet transmission method and apparatus, device, and storage medium
Kutschera et al. IEEE 1588 clock synchronization over IEEE 802.3/10 GBit ethernet
US20230367358A1 (en) Scalable Boundary Clock
WO2023115403A1 (en) Methods and network devices for ptp clock synchronization
CN111630794B (en) Automatic clock phase synchronization in OTN multi-chassis systems with failover mechanism
US11294417B2 (en) Distribution of trusted physical layer timing information using attestation
Flatt et al. Mapping of PRP/HSR redundancy protocols onto a configurable FPGA/CPU based architecture
Lee et al. NetFPGA based IEEE 1588 module for time-synchronized software-defined networking
CN113691342A (en) Method and system for time synchronization of virtualization platform