IL110657A - Network switch - Google Patents

Network switch

Info

Publication number
IL110657A
IL110657A IL110657A IL11065794A IL110657A IL 110657 A IL110657 A IL 110657A IL 110657 A IL110657 A IL 110657A IL 11065794 A IL11065794 A IL 11065794A IL 110657 A IL110657 A IL 110657A
Authority
IL
Israel
Prior art keywords
input
output
fifo
channels
buffer
Prior art date
Application number
IL110657A
Other versions
IL110657A0 (en
Inventor
Elon Littwitz
Gavriel Ben-David
Haim Kurtz
Original Assignee
Ornet Data Communication Techn
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ornet Data Communication Techn filed Critical Ornet Data Communication Techn
Priority to IL110657A priority Critical patent/IL110657A/en
Publication of IL110657A0 publication Critical patent/IL110657A0/en
Priority to EP95930157A priority patent/EP0775346A4/en
Priority to AU33639/95A priority patent/AU3363995A/en
Priority to PCT/US1995/010256 priority patent/WO1996005558A1/en
Publication of IL110657A publication Critical patent/IL110657A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

A network switch comprising: a two-way buffer (22) at least having one input and one output first in, first out (FIFO) buffer (23, 25) per channel large enough to store one frame portion; an internal bus (24) which receives said frame portions from said input FIFOs, wherein said internal bus has a timing sequence having a plurality of timing periods of which one timing period is allocated to each input FIFO; a storage buffer (26) comprising a multiplicity of storage FIFOs; and a switch controller (28) comprising: means for temporarily assigning each storage FIFO to collect frame portions from timing periods corresponding to one conversation, of the length of a frame, between one of a plurality of input channels and at least one of a plurality of output channels, wherein not all of said output channels are active at the same time; and means for transferring the oldest frame portions of each active output channels to its corresponding output FIFO of said two- way buffer for later transfer out to its active output channel, whereby the network switch is connectable (via 20) to said plurality of channels, each of which operates as an input and an output channel.
IL110657A 1994-08-14 1994-08-14 Network switch IL110657A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
IL110657A IL110657A (en) 1994-08-14 1994-08-14 Network switch
EP95930157A EP0775346A4 (en) 1994-08-14 1995-08-11 A network switch
AU33639/95A AU3363995A (en) 1994-08-14 1995-08-11 A network switch
PCT/US1995/010256 WO1996005558A1 (en) 1994-08-14 1995-08-11 A network switch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IL110657A IL110657A (en) 1994-08-14 1994-08-14 Network switch

Publications (2)

Publication Number Publication Date
IL110657A0 IL110657A0 (en) 1994-11-11
IL110657A true IL110657A (en) 1997-07-13

Family

ID=11066456

Family Applications (1)

Application Number Title Priority Date Filing Date
IL110657A IL110657A (en) 1994-08-14 1994-08-14 Network switch

Country Status (4)

Country Link
EP (1) EP0775346A4 (en)
AU (1) AU3363995A (en)
IL (1) IL110657A (en)
WO (1) WO1996005558A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5802333A (en) * 1997-01-22 1998-09-01 Hewlett-Packard Company Network inter-product stacking mechanism in which stacked products appear to the network as a single device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4788679A (en) * 1986-09-02 1988-11-29 Nippon Telegraph And Telephone Corporation Packet switch with variable data transfer rate links
DE3788649T2 (en) * 1987-10-20 1994-06-23 Ibm Fast modular switching facility for through-traffic and packet-switched traffic.
US5274631A (en) * 1991-03-11 1993-12-28 Kalpana, Inc. Computer network switching system
US5168492A (en) * 1991-04-11 1992-12-01 Northern Telecom Limited Rotating-access ATM-STM packet switch
DE69129851T2 (en) * 1991-09-13 1999-03-25 International Business Machines Corp., Armonk, N.Y. Configurable gigabit / s switch adapter
US5241536A (en) * 1991-10-03 1993-08-31 Northern Telecom Limited Broadband input buffered atm switch
US5291482A (en) * 1992-07-24 1994-03-01 At&T Bell Laboratories High bandwidth packet switch

Also Published As

Publication number Publication date
EP0775346A4 (en) 1999-09-22
WO1996005558A1 (en) 1996-02-22
EP0775346A1 (en) 1997-05-28
AU3363995A (en) 1996-03-07
IL110657A0 (en) 1994-11-11

Similar Documents

Publication Publication Date Title
US7031330B1 (en) Very wide memory TDM switching system
CA2112528A1 (en) Packet Switching System for Forwarding Packets from Input Buffers Using Idle/Busy Status of Output Buffers
CA2291049A1 (en) Fair and efficient cell scheduling in input-buffered multipoint switch
EP0257816A3 (en) An n-by-n "knockout" switch for a high-performance packet switching system with variable length packets
TW215977B (en) Method and system for enhanced data transmission in a cellular telephone system
CA2152609A1 (en) Method for Adaptive Smoothing Delay for Packet Voice Applications
DE69330205D1 (en) BUFFER STORAGE ASSIGNMENT FOR REPEATLY SENT MESSAGE BLOCKS OF A DATA TRANSFER, IN PARTICULAR A VIDEO TRANSFER
EP0804005A3 (en) A network switch
EP0838972A3 (en) Asynchronous transfer mode switching system
AU2652688A (en) A packet switching network
CA2317637A1 (en) Method for providing bandwidth and delay guarantees in a crossbar switch with speedup
CA2049182A1 (en) Traffic shaping method and circuit
US4032719A (en) Modular slot interchange digital exchange
CA2233276A1 (en) Multi-port ethernet frame switch
EP0553798A3 (en) Low delay atm switching system using stamped idle cells
EP0923263A3 (en) Optical packet exchange system and optical switch
EP0379709A3 (en) Single-fifo high speed combining switch
EP0312917A3 (en) Self-routing multistage switching network for fast packet switching system
MY118288A (en) Switching device, method and apparatus
CA2224606A1 (en) A distributed buffering system for atm switches
EP0817430A3 (en) ATM cell transmit priority allocator
CA2015403A1 (en) Multiple queue bandwidth reservation packet system
EP0442716A3 (en) Buffer queue management for multiple processes
MY113067A (en) Communication system capable of preventing dropout of data block
CA2251025A1 (en) Reduction of queuing delays by multiple subgroup assignments

Legal Events

Date Code Title Description
FF Patent granted
KB Patent renewed
KB Patent renewed
MM9K Patent not in force due to non-payment of renewal fees