HK1207718A1 - 用於多核處理器的具有內部和外部訪問的後備處理器單元 - Google Patents
用於多核處理器的具有內部和外部訪問的後備處理器單元Info
- Publication number
- HK1207718A1 HK1207718A1 HK15108374.2A HK15108374A HK1207718A1 HK 1207718 A1 HK1207718 A1 HK 1207718A1 HK 15108374 A HK15108374 A HK 15108374A HK 1207718 A1 HK1207718 A1 HK 1207718A1
- Authority
- HK
- Hong Kong
- Prior art keywords
- aside
- look
- internal
- processor unit
- external access
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/74—Address processing for routing
- H04L45/745—Address table lookup; Address filtering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/68—Details of translation look-aside buffer [TLB]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/141,987 US9491099B2 (en) | 2013-12-27 | 2013-12-27 | Look-aside processor unit with internal and external access for multicore processors |
Publications (1)
Publication Number | Publication Date |
---|---|
HK1207718A1 true HK1207718A1 (zh) | 2016-02-05 |
Family
ID=53483193
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
HK15108374.2A HK1207718A1 (zh) | 2013-12-27 | 2015-08-28 | 用於多核處理器的具有內部和外部訪問的後備處理器單元 |
Country Status (5)
Country | Link |
---|---|
US (1) | US9491099B2 (zh) |
KR (1) | KR102126592B1 (zh) |
CN (1) | CN104750580B (zh) |
HK (1) | HK1207718A1 (zh) |
TW (1) | TWI652623B (zh) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8942258B2 (en) | 2012-09-14 | 2015-01-27 | International Business Machines Corporation | Segmentation and reassembly of network packets for switched fabric networks |
US11436187B2 (en) | 2020-10-20 | 2022-09-06 | Micron Technology, Inc. | Method of notifying a process or programmable atomic operation traps |
US11740929B2 (en) | 2020-10-20 | 2023-08-29 | Micron Technology, Inc. | Registering a custom atomic operation with the operating system |
US11586439B2 (en) | 2020-10-20 | 2023-02-21 | Micron Technology, Inc. | Detecting infinite loops in a programmable atomic transaction |
US11403023B2 (en) * | 2020-10-20 | 2022-08-02 | Micron Technology, Inc. | Method of organizing a programmable atomic unit instruction memory |
US11693690B2 (en) | 2020-10-20 | 2023-07-04 | Micron Technology, Inc. | Method of completing a programmable atomic transaction by ensuring memory locks are cleared |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6751696B2 (en) * | 1990-04-18 | 2004-06-15 | Rambus Inc. | Memory device having a programmable register |
US5265235A (en) * | 1990-11-30 | 1993-11-23 | Xerox Corporation | Consistency protocols for shared memory multiprocessors |
US5838894A (en) * | 1992-12-17 | 1998-11-17 | Tandem Computers Incorporated | Logical, fail-functional, dual central processor units formed from three processor units |
US6922753B2 (en) * | 2002-09-26 | 2005-07-26 | International Business Machines Corporation | Cache prefetching |
US20060050722A1 (en) * | 2004-09-03 | 2006-03-09 | James Bury | Interface circuitry for a receive ring buffer of an as fabric end node device |
JP4394670B2 (ja) * | 2006-09-28 | 2010-01-06 | 株式会社日立製作所 | ディスク制御装置及びストレージシステム |
US20080235454A1 (en) * | 2007-03-22 | 2008-09-25 | Ibm Corporation | Method and Apparatus for Repairing a Processor Core During Run Time in a Multi-Processor Data Processing System |
US8429378B2 (en) | 2010-07-06 | 2013-04-23 | Qualcomm Incorporated | System and method to manage a translation lookaside buffer |
US8898430B2 (en) * | 2012-12-05 | 2014-11-25 | Arm Limited | Fault handling in address translation transactions |
-
2013
- 2013-12-27 US US14/141,987 patent/US9491099B2/en active Active
-
2014
- 2014-10-28 TW TW103137160A patent/TWI652623B/zh active
- 2014-11-17 KR KR1020140160344A patent/KR102126592B1/ko active IP Right Grant
- 2014-12-10 CN CN201410756800.6A patent/CN104750580B/zh active Active
-
2015
- 2015-08-28 HK HK15108374.2A patent/HK1207718A1/zh unknown
Also Published As
Publication number | Publication date |
---|---|
US20150188816A1 (en) | 2015-07-02 |
TWI652623B (zh) | 2019-03-01 |
CN104750580A (zh) | 2015-07-01 |
KR20150077288A (ko) | 2015-07-07 |
CN104750580B (zh) | 2018-11-23 |
TW201528142A (zh) | 2015-07-16 |
KR102126592B1 (ko) | 2020-06-25 |
US9491099B2 (en) | 2016-11-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
HK1207718A1 (zh) | 用於多核處理器的具有內部和外部訪問的後備處理器單元 | |
HK1218022A1 (zh) | 具有至少個外殼的超導體器件 | |
ZA201601895B (en) | Combination therapy with an anti-ang2 antibody and a cd40 agonist | |
EP2946301A4 (en) | ARBITRATION OF ACCESS TO MEMORY THROUGH SHARED MEMORY TISSUE | |
EP2936305A4 (en) | PARALLEL PROCESSING WITH MULTI-CURRENT PROCESSOR | |
GB2509755B (en) | Partitioning a shared cache using masks associated with threads to avoiding thrashing | |
BR302013005760S1 (pt) | Configuração aplicada em computador tablet | |
GB2515862B (en) | Processors, methods, and systems to implement partial register accesses with masked full register accesses | |
IL243652A0 (en) | Architecture computing with peripherals | |
GB2522990B (en) | Processor with virtualized instruction set architecture and methods | |
HUP1300561A2 (en) | Computer architecture and processing | |
TWI561963B (en) | Kickstand for a portable computing device | |
EP2951705A4 (en) | ASSIGNING PROCESSORS TO MEMORY TOPOGRAPHY CONFIGURATION | |
TWI562062B (en) | Multi-core shared page miss handler | |
BR302013005762S1 (pt) | Configuração aplicada em computador tablet | |
BR112014025287A2 (pt) | acesso remoto direto à memória com latência reduzida | |
EP2972852A4 (en) | HANDLING SYSTEM MANAGEMENT INTERRUPTIONS FOR MULTI-CORE PROCESSORS | |
EP2972728A4 (en) | FOLLOWING APPLICATION USE IN A COMPUTER ENVIRONMENT | |
EP2949152A4 (en) | COMPARING ACCESS POINTS LOADS | |
EP2972899A4 (en) | PROVIDING LOCAL CACHESIBILITY COHERENCE IN A COMMON STORAGE ENVIRONMENT | |
EP2972878A4 (en) | MECHANISM FOR ENABLING DYNAMIC AND EFFICIENT ADMINISTRATION OF VIOLATIONS OF INSTRUCTION ATOMICITY IN SOFTWARE PROGRAMS IN COMPUTER SYSTEMS | |
HK1207204A1 (zh) | 三維芯片上系統圖像傳感器封裝 | |
GB201704529D0 (en) | Read discards in a processor system with write-back caches | |
GB201310142D0 (en) | Portable computer monitoring | |
EP2808798A4 (en) | MEMORY MANAGEMENT DEVICE AND IMAGE PROCESSING DEVICE |