GB9701851D0 - Circuit and method of latching a bit line in a non-volatile memory - Google Patents

Circuit and method of latching a bit line in a non-volatile memory

Info

Publication number
GB9701851D0
GB9701851D0 GBGB9701851.9A GB9701851A GB9701851D0 GB 9701851 D0 GB9701851 D0 GB 9701851D0 GB 9701851 A GB9701851 A GB 9701851A GB 9701851 D0 GB9701851 D0 GB 9701851D0
Authority
GB
United Kingdom
Prior art keywords
latching
circuit
bit line
volatile memory
volatile
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GBGB9701851.9A
Other versions
GB2321734A (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Priority to GB9701851A priority Critical patent/GB2321734A/en
Publication of GB9701851D0 publication Critical patent/GB9701851D0/en
Priority to EP98100798A priority patent/EP0856851B1/en
Priority to DE69822536T priority patent/DE69822536T2/en
Priority to US09/009,290 priority patent/US5978262A/en
Publication of GB2321734A publication Critical patent/GB2321734A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/12—Programming voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
GB9701851A 1997-01-30 1997-01-30 Circuit and method of latching a bit line in a non-volatile memory Withdrawn GB2321734A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
GB9701851A GB2321734A (en) 1997-01-30 1997-01-30 Circuit and method of latching a bit line in a non-volatile memory
EP98100798A EP0856851B1 (en) 1997-01-30 1998-01-19 Circuit and method of latching a bit line in a non-volatile memory
DE69822536T DE69822536T2 (en) 1997-01-30 1998-01-19 Circuit and method for locking a bit line in a non-volatile memory
US09/009,290 US5978262A (en) 1997-01-30 1998-01-20 Circuit and method of latching a bit line in a non-volatile memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9701851A GB2321734A (en) 1997-01-30 1997-01-30 Circuit and method of latching a bit line in a non-volatile memory

Publications (2)

Publication Number Publication Date
GB9701851D0 true GB9701851D0 (en) 1997-03-19
GB2321734A GB2321734A (en) 1998-08-05

Family

ID=10806777

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9701851A Withdrawn GB2321734A (en) 1997-01-30 1997-01-30 Circuit and method of latching a bit line in a non-volatile memory

Country Status (1)

Country Link
GB (1) GB2321734A (en)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01171195A (en) * 1987-12-25 1989-07-06 Sony Corp Memory device
DE68905240T2 (en) * 1988-06-01 1993-07-15 Nec Corp SEMICONDUCTOR STORAGE DEVICE WITH HIGH-SPEED READING DEVICE.
FR2703501B1 (en) * 1993-04-01 1995-05-19 Gemplus Card Int Integrated circuit for memory card and method for counting units in a memory card.

Also Published As

Publication number Publication date
GB2321734A (en) 1998-08-05

Similar Documents

Publication Publication Date Title
GB2341000B (en) Method of forming a multi-level interconnection in a ferroelectric memory device
GB2328233B (en) Drill bit and method
GB2339043B (en) Improved compact flash memory card and interface
EP0973097A4 (en) Memory and access method
GB2324181B (en) Memory operations in a processor
GB2343276B (en) Non-volatile semiconductor memory device and method of driving word lines thereof
AU1813099A (en) Method and apparatus standardizing use of non-volatile memory within a bios-rom
KR0121803B1 (en) Semiconductor memory and redundant-address writing method
AU5811898A (en) Selectable bit width cache memory system and method
SG66366A1 (en) A flash memory cell and its method of fabrication
EP0972286A4 (en) A device with programmable memory and method of programming
SG70594A1 (en) Triple well flash memory cell and fabrication process
EP0649172A3 (en) Nonvolatile memory device and method of manufacturing same.
GB9605762D0 (en) Threshold voltage verification circuit of a non-volatile memory cell and program and erasure verification method using the same
EP0570708A3 (en) Open bit line memory devices and operational method
GB9423032D0 (en) Bit line sensing in a memory array
GB2320782B (en) Method of pre-programming a flash memory cell
GB2343027B (en) A processor and memory control method
GB9701851D0 (en) Circuit and method of latching a bit line in a non-volatile memory
GB2360614B (en) Semiconductor memory device and bit line connecting method thereof
EP0914657A4 (en) A memory device having a power supply-independent low power consumption bit line voltage clamp
AU6429001A (en) Integrated circuit and method of writing nonvolatile memory within integrated circuit
GB9701968D0 (en) Circuit and method of isolating a latch from a bit line in a non-volatile memory
GB9701855D0 (en) Circuit and method of sharing a latch between a bit line and an erase line in a non-volatile memory
GB9701955D0 (en) Circuit and method of erasing a byte in a non-volatile memory

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)