GB9623297D0 - Electronic circuit and method of operation for monitoring signals and generating interrupts - Google Patents

Electronic circuit and method of operation for monitoring signals and generating interrupts

Info

Publication number
GB9623297D0
GB9623297D0 GB9623297A GB9623297A GB9623297D0 GB 9623297 D0 GB9623297 D0 GB 9623297D0 GB 9623297 A GB9623297 A GB 9623297A GB 9623297 A GB9623297 A GB 9623297A GB 9623297 D0 GB9623297 D0 GB 9623297D0
Authority
GB
United Kingdom
Prior art keywords
comparator
electronic circuit
array
input ports
monitoring signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB9623297A
Other versions
GB2319363A (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Germany GmbH
Original Assignee
Motorola GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola GmbH filed Critical Motorola GmbH
Priority to GB9623297A priority Critical patent/GB2319363A/en
Publication of GB9623297D0 publication Critical patent/GB9623297D0/en
Publication of GB2319363A publication Critical patent/GB2319363A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466—Performance evaluation by tracing or monitoring
    • G06F11/349—Performance evaluation by tracing or monitoring for interfaces, buses

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

The electronic circuit 10 for monitoring logic lines 12 and generating an interrupt signal comprises a latch 14 having a first array of input ports 18 which receive input signals, from the logic lines 12, and a first array of output ports 20. A comparator 24 has a first set of comparator input ports 26 coupled to the array of output ports 20 of the latch 14 and a second set of comparator input ports 28 coupled to the logic lines 12. The comparator 24 compares first and second comparator input ports and provides an interrupt signal when a difference exists between the inputs. The comparator can be constructed from a cascadable address decoder.
GB9623297A 1996-11-08 1996-11-08 Monitoring signals and generating interrupts Withdrawn GB2319363A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB9623297A GB2319363A (en) 1996-11-08 1996-11-08 Monitoring signals and generating interrupts

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9623297A GB2319363A (en) 1996-11-08 1996-11-08 Monitoring signals and generating interrupts

Publications (2)

Publication Number Publication Date
GB9623297D0 true GB9623297D0 (en) 1997-01-08
GB2319363A GB2319363A (en) 1998-05-20

Family

ID=10802656

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9623297A Withdrawn GB2319363A (en) 1996-11-08 1996-11-08 Monitoring signals and generating interrupts

Country Status (1)

Country Link
GB (1) GB2319363A (en)

Also Published As

Publication number Publication date
GB2319363A (en) 1998-05-20

Similar Documents

Publication Publication Date Title
HK1027444A1 (en) Methods and apparatus for blind signal separation
TW357488B (en) Glitch-free clock enable circuit and method for providing a glitch-free clock signal
WO1999011038A8 (en) Line receiver circuit with large common mode range for differential input signals
CA2109682A1 (en) Multiple Bus Interface
EP0345819A3 (en) Overflow correction circuit
EP1308850A3 (en) Computer bus configuration and input/output buffer
TW335468B (en) Semiconductor device and the computer system
TW372375B (en) Logic circuit
AU2003233131A1 (en) Electronic circuit with asynchronously operating components
TW359027B (en) CMOS digital level shift circuit
EP0980040A3 (en) Data processing system
EP0901104A3 (en) Image processing system
EP2293448A3 (en) Method and apparatus for an N-nary logic circuit
TW333698B (en) The method for output circuit to select switch transistor & semiconductor memory
EP0330841A3 (en) Logic circuit with a test function
EP0164421A4 (en) Programmable controller.
CA2240288A1 (en) Energy economized pass-transistor logic circuit and full adder using the same
US4439835A (en) Apparatus for and method of generation of ripple carry signals in conjunction with logical adding circuitry
EP0369405A3 (en) Bus driver integrated circuit and a clocked inverter for use therein
TW326609B (en) The selecting interface circuit scanning method and apparatus for keyboard and resistance
WO1996037954A3 (en) Circuit for generating a demand-based gated clock
GB9623297D0 (en) Electronic circuit and method of operation for monitoring signals and generating interrupts
EP0389936A3 (en) Level and edge sensitive input circuit
TW366470B (en) IC card control circuit and the IC card control system
EP0665488A3 (en) Supply sensing circuit with power-on reset detection

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)