GB9608670D0 - Integrated circuit output buffer - Google Patents

Integrated circuit output buffer

Info

Publication number
GB9608670D0
GB9608670D0 GBGB9608670.7A GB9608670A GB9608670D0 GB 9608670 D0 GB9608670 D0 GB 9608670D0 GB 9608670 A GB9608670 A GB 9608670A GB 9608670 D0 GB9608670 D0 GB 9608670D0
Authority
GB
United Kingdom
Prior art keywords
integrated circuit
output buffer
circuit output
buffer
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GBGB9608670.7A
Other versions
GB2300531A (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Plessey Semiconductors Ltd
Original Assignee
Plessey Semiconductors Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GBGB9508886.0A external-priority patent/GB9508886D0/en
Application filed by Plessey Semiconductors Ltd filed Critical Plessey Semiconductors Ltd
Priority to GB9608670A priority Critical patent/GB2300531A/en
Publication of GB9608670D0 publication Critical patent/GB9608670D0/en
Publication of GB2300531A publication Critical patent/GB2300531A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • H03K19/018521Interface arrangements of complementary type, e.g. CMOS
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00346Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Amplifiers (AREA)
GB9608670A 1995-05-02 1996-04-26 Reduced swing CMOS output buffer Withdrawn GB2300531A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB9608670A GB2300531A (en) 1995-05-02 1996-04-26 Reduced swing CMOS output buffer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB9508886.0A GB9508886D0 (en) 1995-05-02 1995-05-02 Integrated circuit output buffer
GB9608670A GB2300531A (en) 1995-05-02 1996-04-26 Reduced swing CMOS output buffer

Publications (2)

Publication Number Publication Date
GB9608670D0 true GB9608670D0 (en) 1996-07-03
GB2300531A GB2300531A (en) 1996-11-06

Family

ID=26306961

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9608670A Withdrawn GB2300531A (en) 1995-05-02 1996-04-26 Reduced swing CMOS output buffer

Country Status (1)

Country Link
GB (1) GB2300531A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2319413B (en) * 1996-11-12 2001-06-06 Lsi Logic Corp Driver circuits

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59153331A (en) * 1983-02-21 1984-09-01 Toshiba Corp Semiconductor device
US5382843A (en) * 1990-02-02 1995-01-17 Gucyski; Jeff One or two transistor logic with temperature compensation and minimized supply voltage
US5266848A (en) * 1990-03-28 1993-11-30 Hitachi, Ltd. CMOS circuit with reduced signal swing
JPH04291608A (en) * 1991-03-20 1992-10-15 Fujitsu Ltd Power supply circuit
JPH04360312A (en) * 1991-06-06 1992-12-14 Hitachi Ltd Semiconductor integrated circuit device and signal processing unit

Also Published As

Publication number Publication date
GB2300531A (en) 1996-11-06

Similar Documents

Publication Publication Date Title
EP0980145A4 (en) Output buffer circuit
EP0839409A4 (en) Low noise tri-state output buffer
GB9621607D0 (en) Integrated circuit package
DE69618123D1 (en) output circuit
IL122260A0 (en) Interface circuit
DE69412667D1 (en) Overvoltage-tolerant output buffer circuit
AU4668396A (en) Integrated circuit
AU5481198A (en) Output buffer circuit
EP0542227A3 (en) Output buffer circuit
EP0689293A3 (en) Mixed voltage output buffer circuit
EP0703670A3 (en) Output buffer circuit
DE69717893D1 (en) Output buffer circuit
TW336779U (en) Circuit arrangement
KR970004348A (en) Output circuit
AU1876692A (en) Output buffer circuit
TW296894U (en) Circuit arrangement
TW325956U (en) Circuit arrangement
EP0648020A3 (en) Output buffer circuit.
GB9623555D0 (en) Differential output circuit
DE69618135D1 (en) output circuit
GB2291295B (en) Data output buffer
EP0829966A4 (en) Output circuit
GB2296590B (en) Data output buffer circuits
GB2308027B (en) Integrated circuit output buffer
GB2293065B (en) Output buffer circuit having low noise characteristics

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)