GB2555363B - Multistage switch - Google Patents
Multistage switchInfo
- Publication number
- GB2555363B GB2555363B GB1801471.2A GB201801471A GB2555363B GB 2555363 B GB2555363 B GB 2555363B GB 201801471 A GB201801471 A GB 201801471A GB 2555363 B GB2555363 B GB 2555363B
- Authority
- GB
- United Kingdom
- Prior art keywords
- multistage switch
- multistage
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
- G06F9/3013—Organisation of register space, e.g. banked or distributed register file according to data content, e.g. floating-point registers, address registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/101—Packet switching elements characterised by the switching fabric construction using crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1515—Non-blocking multistage, e.g. Clos
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1515—Non-blocking multistage, e.g. Clos
- H04L49/1546—Non-blocking multistage, e.g. Clos using pipelined operation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
- H04L49/1569—Clos switching fabrics
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
- H04L49/1576—Crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/252—Store and forward routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Multimedia (AREA)
- Computer Hardware Design (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB1801471.2A GB2555363B (en) | 2013-10-31 | 2013-10-31 | Multistage switch |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB1801471.2A GB2555363B (en) | 2013-10-31 | 2013-10-31 | Multistage switch |
GB1513909.0A GB2526018B (en) | 2013-10-31 | 2013-10-31 | Multistage switch |
Publications (3)
Publication Number | Publication Date |
---|---|
GB201801471D0 GB201801471D0 (en) | 2018-03-14 |
GB2555363A GB2555363A (en) | 2018-04-25 |
GB2555363B true GB2555363B (en) | 2018-07-18 |
Family
ID=61558332
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1801471.2A Active GB2555363B (en) | 2013-10-31 | 2013-10-31 | Multistage switch |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2555363B (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040150422A1 (en) * | 2000-08-04 | 2004-08-05 | Leopard Logic, Inc. | Interconnection network for a field programmable gate array |
US20120159062A1 (en) * | 2009-03-31 | 2012-06-21 | Juniper Networks, Inc. | Methods and apparatus related to a shared memory buffer for variable-sized cells |
-
2013
- 2013-10-31 GB GB1801471.2A patent/GB2555363B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040150422A1 (en) * | 2000-08-04 | 2004-08-05 | Leopard Logic, Inc. | Interconnection network for a field programmable gate array |
US20120159062A1 (en) * | 2009-03-31 | 2012-06-21 | Juniper Networks, Inc. | Methods and apparatus related to a shared memory buffer for variable-sized cells |
Also Published As
Publication number | Publication date |
---|---|
GB201801471D0 (en) | 2018-03-14 |
GB2555363A (en) | 2018-04-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2526018B (en) | Multistage switch | |
GB2512586B (en) | Switch arrangement | |
AU355447S (en) | Case | |
AU354443S (en) | Case | |
AU354395S (en) | Case | |
GB2524422B (en) | Compressor | |
GB2525543B (en) | Compressor | |
GB2513663B (en) | Compressor | |
SG10201404153PA (en) | Switchgear | |
EP2982616A4 (en) | Aerosol-container discharge part | |
GB2513666B (en) | Compressor | |
EP2968338A4 (en) | Novel uses | |
EP2980821A4 (en) | Switchgear | |
EP3048628A4 (en) | Bypass switch | |
EP2956141A4 (en) | Novel uses | |
EP3043069A4 (en) | Compressor | |
EP3061972A4 (en) | Compressor | |
EP3054159A4 (en) | Compressor | |
EP2980406A4 (en) | Compressor | |
GB201312883D0 (en) | Keypad | |
EP3073091A4 (en) | Compressor | |
EP3015710A4 (en) | Compressor | |
EP2991090A4 (en) | Switch | |
GB2555363B (en) | Multistage switch | |
GB201308187D0 (en) | Switch |