GB2527637B - Switchable secondary playback path - Google Patents
Switchable secondary playback pathInfo
- Publication number
- GB2527637B GB2527637B GB1506258.1A GB201506258A GB2527637B GB 2527637 B GB2527637 B GB 2527637B GB 201506258 A GB201506258 A GB 201506258A GB 2527637 B GB2527637 B GB 2527637B
- Authority
- GB
- United Kingdom
- Prior art keywords
- playback path
- secondary playback
- switchable secondary
- switchable
- path
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/392—Arrangements for selecting among plural operation modes, e.g. for multi-standard operation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/002—Provisions or arrangements for saving power, e.g. by allowing a sleep mode, using lower supply voltage for downstream stages, using multiple clock domains or by selectively turning on stages when needed
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/32—Delta-sigma modulation with special provisions or arrangements for power saving, e.g. by allowing a sleep mode, using lower supply voltage for downstream stages, using multiple clock domains, by selectively turning on stages when needed
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/50—Digital/analogue converters using delta-sigma modulation as an intermediate step
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/414—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having multiple quantisers arranged in cascaded loops, each of the second and further loops processing the quantisation error of the loop preceding it, i.e. multiple stage noise shaping [MASH] type
- H03M3/416—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having multiple quantisers arranged in cascaded loops, each of the second and further loops processing the quantisation error of the loop preceding it, i.e. multiple stage noise shaping [MASH] type all these quantisers being multiple bit quantisers
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201461979308P | 2014-04-14 | 2014-04-14 | |
US14/680,830 US9306588B2 (en) | 2014-04-14 | 2015-04-07 | Switchable secondary playback path |
Publications (3)
Publication Number | Publication Date |
---|---|
GB201506258D0 GB201506258D0 (en) | 2015-05-27 |
GB2527637A GB2527637A (en) | 2015-12-30 |
GB2527637B true GB2527637B (en) | 2018-08-08 |
Family
ID=53059413
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1506258.1A Expired - Fee Related GB2527637B (en) | 2014-04-14 | 2015-04-13 | Switchable secondary playback path |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2527637B (en) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9391576B1 (en) | 2013-09-05 | 2016-07-12 | Cirrus Logic, Inc. | Enhancement of dynamic range of audio signal path |
US9831843B1 (en) | 2013-09-05 | 2017-11-28 | Cirrus Logic, Inc. | Opportunistic playback state changes for audio devices |
US9774342B1 (en) | 2014-03-05 | 2017-09-26 | Cirrus Logic, Inc. | Multi-path analog front end and analog-to-digital converter for a signal processing system |
US9525940B1 (en) | 2014-03-05 | 2016-12-20 | Cirrus Logic, Inc. | Multi-path analog front end and analog-to-digital converter for a signal processing system |
US9306588B2 (en) | 2014-04-14 | 2016-04-05 | Cirrus Logic, Inc. | Switchable secondary playback path |
US10785568B2 (en) | 2014-06-26 | 2020-09-22 | Cirrus Logic, Inc. | Reducing audio artifacts in a system for enhancing dynamic range of audio signal path |
US9337795B2 (en) | 2014-09-09 | 2016-05-10 | Cirrus Logic, Inc. | Systems and methods for gain calibration of an audio signal path |
US9596537B2 (en) | 2014-09-11 | 2017-03-14 | Cirrus Logic, Inc. | Systems and methods for reduction of audio artifacts in an audio system with dynamic range enhancement |
US9503027B2 (en) | 2014-10-27 | 2016-11-22 | Cirrus Logic, Inc. | Systems and methods for dynamic range enhancement using an open-loop modulator in parallel with a closed-loop modulator |
US9584911B2 (en) | 2015-03-27 | 2017-02-28 | Cirrus Logic, Inc. | Multichip dynamic range enhancement (DRE) audio processing methods and apparatuses |
US9959856B2 (en) | 2015-06-15 | 2018-05-01 | Cirrus Logic, Inc. | Systems and methods for reducing artifacts and improving performance of a multi-path analog-to-digital converter |
US9955254B2 (en) | 2015-11-25 | 2018-04-24 | Cirrus Logic, Inc. | Systems and methods for preventing distortion due to supply-based modulation index changes in an audio playback system |
US9543975B1 (en) | 2015-12-29 | 2017-01-10 | Cirrus Logic, Inc. | Multi-path analog front end and analog-to-digital converter for a signal processing system with low-pass filter between paths |
US9880802B2 (en) | 2016-01-21 | 2018-01-30 | Cirrus Logic, Inc. | Systems and methods for reducing audio artifacts from switching between paths of a multi-path signal processing system |
US9998826B2 (en) | 2016-06-28 | 2018-06-12 | Cirrus Logic, Inc. | Optimization of performance and power in audio system |
US10545561B2 (en) | 2016-08-10 | 2020-01-28 | Cirrus Logic, Inc. | Multi-path digitation based on input signal fidelity and output requirements |
US10263630B2 (en) | 2016-08-11 | 2019-04-16 | Cirrus Logic, Inc. | Multi-path analog front end with adaptive path |
US9813814B1 (en) | 2016-08-23 | 2017-11-07 | Cirrus Logic, Inc. | Enhancing dynamic range based on spectral content of signal |
US9780800B1 (en) | 2016-09-19 | 2017-10-03 | Cirrus Logic, Inc. | Matching paths in a multiple path analog-to-digital converter |
US9762255B1 (en) | 2016-09-19 | 2017-09-12 | Cirrus Logic, Inc. | Reconfiguring paths in a multiple path analog-to-digital converter |
US9929703B1 (en) | 2016-09-27 | 2018-03-27 | Cirrus Logic, Inc. | Amplifier with configurable final output stage |
US9967665B2 (en) | 2016-10-05 | 2018-05-08 | Cirrus Logic, Inc. | Adaptation of dynamic range enhancement based on noise floor of signal |
US10321230B2 (en) | 2017-04-07 | 2019-06-11 | Cirrus Logic, Inc. | Switching in an audio system with multiple playback paths |
US10008992B1 (en) | 2017-04-14 | 2018-06-26 | Cirrus Logic, Inc. | Switching in amplifier with configurable final output stage |
US9917557B1 (en) | 2017-04-17 | 2018-03-13 | Cirrus Logic, Inc. | Calibration for amplifier with configurable final output stage |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6201490B1 (en) * | 1997-11-14 | 2001-03-13 | Yamaha Corporation | DA conversion apparatus to reduce transient noise upon switching of analog signals |
WO2002037686A2 (en) * | 2000-11-01 | 2002-05-10 | Qualcomm Incorporated | Method and apparatus for controlling stages of a multi-stage circuit |
US20110025540A1 (en) * | 2009-08-03 | 2011-02-03 | Intersil Americas Inc. | Data look ahead to reduce power consumption |
US20120242521A1 (en) * | 2011-03-22 | 2012-09-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and circuit for continuous-time delta-sigma dac with reduced noise |
US9071267B1 (en) * | 2014-03-05 | 2015-06-30 | Cirrus Logic, Inc. | Multi-path analog front end and analog-to-digital converter for a signal processing system |
-
2015
- 2015-04-13 GB GB1506258.1A patent/GB2527637B/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6201490B1 (en) * | 1997-11-14 | 2001-03-13 | Yamaha Corporation | DA conversion apparatus to reduce transient noise upon switching of analog signals |
WO2002037686A2 (en) * | 2000-11-01 | 2002-05-10 | Qualcomm Incorporated | Method and apparatus for controlling stages of a multi-stage circuit |
US20110025540A1 (en) * | 2009-08-03 | 2011-02-03 | Intersil Americas Inc. | Data look ahead to reduce power consumption |
US20120242521A1 (en) * | 2011-03-22 | 2012-09-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and circuit for continuous-time delta-sigma dac with reduced noise |
US9071267B1 (en) * | 2014-03-05 | 2015-06-30 | Cirrus Logic, Inc. | Multi-path analog front end and analog-to-digital converter for a signal processing system |
Also Published As
Publication number | Publication date |
---|---|
GB2527637A (en) | 2015-12-30 |
GB201506258D0 (en) | 2015-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2527637B (en) | Switchable secondary playback path | |
GB201522653D0 (en) | No Title | |
GB201700548D0 (en) | No title | |
GB201513701D0 (en) | No Title | |
GB201613346D0 (en) | Title not present | |
GB201516244D0 (en) | No title | |
GB201603494D0 (en) | No Title | |
GB201517007D0 (en) | No title | |
GB201520464D0 (en) | No Title | |
GB201515364D0 (en) | No title | |
GB201517415D0 (en) | No title | |
GB201519383D0 (en) | No title | |
GB201600197D0 (en) | No title | |
GB201515989D0 (en) | No title | |
GB201600378D0 (en) | Not title | |
GB201604711D0 (en) | No title | |
GB201516653D0 (en) | No Title | |
GB201605025D0 (en) | No title present | |
GB201518462D0 (en) | No title | |
GB201510240D0 (en) | No title | |
GB201519015D0 (en) | No title | |
GB201701373D0 (en) | Foriegn title | |
GB201521617D0 (en) | No title present | |
GB201516728D0 (en) | No title | |
GB201609924D0 (en) | No Title |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20190413 |