GB2497145A - Power efficient transmitter with a high voltage swing for sending high speed data along long backplanes - Google Patents
Power efficient transmitter with a high voltage swing for sending high speed data along long backplanes Download PDFInfo
- Publication number
- GB2497145A GB2497145A GB201201171A GB201201171A GB2497145A GB 2497145 A GB2497145 A GB 2497145A GB 201201171 A GB201201171 A GB 201201171A GB 201201171 A GB201201171 A GB 201201171A GB 2497145 A GB2497145 A GB 2497145A
- Authority
- GB
- United Kingdom
- Prior art keywords
- lvds
- transmitter
- voltage
- cml
- speed data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/028—Arrangements specific to the transmitter end
- H04L25/0282—Provision for current-mode coupling
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018514—Interface arrangements with at least one differential stage
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
- H04L25/0276—Arrangements for coupling common mode signals
Abstract
A power efficient transmitter with a high voltage swing for sending high speed data along long backplanes includes a current switching current mode logic (CML) type driver connected to a transmitter output (TXP, TXN) and a low-voltage differential signalling (LVDS) type driver connected to the transmitter output via a terminating load (Rt) at an LVDS node which would, in a standard configuration, determine common mode or receiver bias voltage. The LVDS type stage is switched (INP, INN) in synchronism with the CML type stage to establish at that circuit node a voltage that is substantially the same as that as the ac driven leg of the CML type driver would take up, thereby reducing current through the terminating load.
Description
POWER EFFICIENT HIGH SWING LONG REACH TRANSMITTER ARCHITECTURE
The use of lower supply voltages is becoming prevalent for sub micron technologies, however the requirement to send high speed data along long backplanes (having attenuation greater than 26dB) requires large launch amplitudes to be generated at the transmitter. Package losses can amount to -3dB at 12.5Gbps and even higher losses at 17.5Gbps, hence having the capability to generate launch amplitudes in the 1.SVdifferential peak-to-peak (diffpk-pk) to 2Vdiffpk-pk is required.
Pure doubly terminated CML transmitter architectures suffer from high power dissipation since the load seen is effectively 25Ohms for the example a dc path of two 500hm termination resistors appearing in parallel at the receiver (1V differential peak-to-peak requires 2OmA). Voltage drive schemes can have lower power dissipation since the load seen is effectively 2000hm for example a dc path of fout 500hm termination resistors in series between the high and low differential drivers (lVdiffpk-pk, requiring 5mA). However while CML can provide 1.4V diffpk-pk, conventional voltage drive schemes are incapable of providing more than 1.2V diffpk-pk. Voltage drive schemes are ideal in short reach chip to chip applications where low swing is adequate.
Thus there is a need for a power efficient/low power transmitter for sending high speed data along long backplanes.
The present invention mitigates some of the problems and needs by providing a power efficient transmitter with a high voltage swing capability. The proposed power efficient or low power high swing transmitter is described below with reference to the accompanying drawings of which: Figure 1 is a diagram showing a switched load low voltage differential signalling (LVDS) driver transmitter architecture in accordance with the present invention; The present invention provides apparatus as set forth in the claims.
The basis of the invention is to separate the inputs which in a typical LVDS arrangement would provide the common mode voltage coupling and instead switch them in synchronism with the driver signal such that the output nodes acquire the same voltage as the ac driven leg of the CML type driver would take up, or close to it. Now current flow through the transmitter termination resistor is reduced.
The voltage swing at the output is: VREGHI-VREGLO = VSWING/2, which enables the swing to be set to a desired value larger than would be achievable with LVDS alone.
The present invention provides a low power or power efficient transmitter with a high voltage swing capability. Such a transmitter is particularly suited to SerDes transmitters and their architecture. Figure 1 shows a new AC coupled switched load low voltage differential signaling (LVDS) driver proposed for such a transmitter architecture in accordance with the invention, having the capability of supplying 1.5V to >2V differential peak-to-peak (diff pk-pk) with standard VDD input/output (I/O) supply voltages. The transmitter driver consists of an LVDS style driver bridge section comprising the switching devices M5, M6, M7 and M8, which drives the Rext load (l000hm) 50 + 50 TO AC COUPLING POINT situated at the receiver. The Transmitter termination 500hm impedance (ft) is switched synchronously in accordance with the data such that the DC power though the loads approaches zero. The ft termination resistors are terminated to supply voltages (VREG_HI) which match the swing required from the transmitter.
The VREG_LO regulator is employed to give adequate headroom for M7/M8 and the 12 current source device. The switching of the load effectively reduces the current dissipation by a factor of 2 compared with conventional LVDS drivers and 4 compared with conventional CML drivers.
The architecture of the transmitter lends itself to variable swing operation by modifying 11/12 amplitude and also the VREG_HI and VREG_LO regulated supply voltages. De-emphasis is achieved in the normal manner of having N fingers and switching some in sympathy with and some in anti-phase to the data pattern.
The capacitance on the output node is minimized since the devices M7, M8, MS and M6 can be sized to supply 8mA nominal current at 1.6V diffpk-pk output voltage. This minimizes the size of the devices and hence the output capacitance. The driver uses core devices which offer fastest speed operation and use the core logic supply voltage, 0.9V to 1.OV nominal supply.
Claims (1)
- <claim-text>CLAIM1. A transmitter for data transfer apparatus including: a current switching CML type driver connected to a transmitter output; and a voltage LVDS type driver connected to the transmitter output via a terminating load at an LVDS node which would, in a standard configuration, determine common mode or receiver bias voltage; the LVDS type stage being switched in synchronism with the CML type stage to establish at that circuit node a voltage that is substantially the same as that as the ac driven leg of the CML type driver would take up.</claim-text>
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB201221020A GB2497188A (en) | 2011-11-29 | 2012-11-22 | Power efficient high speed backplane driver circuit with high voltage swing |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB201120505A GB201120505D0 (en) | 2011-11-29 | 2011-11-29 | Power efficient high swing long reach transmitter architecture |
Publications (2)
Publication Number | Publication Date |
---|---|
GB201201171D0 GB201201171D0 (en) | 2012-03-07 |
GB2497145A true GB2497145A (en) | 2013-06-05 |
Family
ID=45508870
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB201120505A Ceased GB201120505D0 (en) | 2011-11-29 | 2011-11-29 | Power efficient high swing long reach transmitter architecture |
GB201201171A Withdrawn GB2497145A (en) | 2011-11-29 | 2012-01-25 | Power efficient transmitter with a high voltage swing for sending high speed data along long backplanes |
GB201221020A Withdrawn GB2497188A (en) | 2011-11-29 | 2012-11-22 | Power efficient high speed backplane driver circuit with high voltage swing |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB201120505A Ceased GB201120505D0 (en) | 2011-11-29 | 2011-11-29 | Power efficient high swing long reach transmitter architecture |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB201221020A Withdrawn GB2497188A (en) | 2011-11-29 | 2012-11-22 | Power efficient high speed backplane driver circuit with high voltage swing |
Country Status (1)
Country | Link |
---|---|
GB (3) | GB201120505D0 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104579378A (en) * | 2015-01-15 | 2015-04-29 | 中国科学技术大学先进技术研究院 | Low-voltage differential transmitter for achieving pre-emphasis circuit of capacitor |
EP3174209A1 (en) * | 2015-11-30 | 2017-05-31 | MediaTek Inc. | Driver circuit for signal transmission |
US9871539B2 (en) | 2013-07-16 | 2018-01-16 | Mediatek Inc. | Driver circuit for signal transmission and control method of driver circuit |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040246026A1 (en) * | 2003-06-06 | 2004-12-09 | Microsoft Corporation | Method and apparatus for multi-mode driver |
US6842037B1 (en) * | 2003-09-04 | 2005-01-11 | Lattice Semiconductor Corporation | Shared transmission line communication system and method |
US20060220681A1 (en) * | 2005-04-04 | 2006-10-05 | Altera Corporation | Methods and apparatus to DC couple LVDS driver to CML levels |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6774700B1 (en) * | 2003-08-29 | 2004-08-10 | Agilent Technologies, Inc. | Current-mode logic differential signal generation circuit employing squelch |
US7315186B2 (en) * | 2005-06-06 | 2008-01-01 | Intel Corporation | Voltage mode driver with current mode equalization |
US20080024172A1 (en) * | 2006-07-26 | 2008-01-31 | Parade Technologies, Ltd. | Actively Compensated Buffering for High Speed Current Mode Logic Data Path |
KR101000289B1 (en) * | 2008-12-29 | 2010-12-13 | 주식회사 실리콘웍스 | Transmitter of the differential voltage driving mode and Transmitter, receiver and interface system capable of selective adaption of the differential current driving mode and the differential voltage driving mode |
-
2011
- 2011-11-29 GB GB201120505A patent/GB201120505D0/en not_active Ceased
-
2012
- 2012-01-25 GB GB201201171A patent/GB2497145A/en not_active Withdrawn
- 2012-11-22 GB GB201221020A patent/GB2497188A/en not_active Withdrawn
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040246026A1 (en) * | 2003-06-06 | 2004-12-09 | Microsoft Corporation | Method and apparatus for multi-mode driver |
US6842037B1 (en) * | 2003-09-04 | 2005-01-11 | Lattice Semiconductor Corporation | Shared transmission line communication system and method |
US20060220681A1 (en) * | 2005-04-04 | 2006-10-05 | Altera Corporation | Methods and apparatus to DC couple LVDS driver to CML levels |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9871539B2 (en) | 2013-07-16 | 2018-01-16 | Mediatek Inc. | Driver circuit for signal transmission and control method of driver circuit |
CN104579378A (en) * | 2015-01-15 | 2015-04-29 | 中国科学技术大学先进技术研究院 | Low-voltage differential transmitter for achieving pre-emphasis circuit of capacitor |
EP3174209A1 (en) * | 2015-11-30 | 2017-05-31 | MediaTek Inc. | Driver circuit for signal transmission |
CN106817119A (en) * | 2015-11-30 | 2017-06-09 | 联发科技股份有限公司 | Drive circuit |
Also Published As
Publication number | Publication date |
---|---|
GB201120505D0 (en) | 2012-01-11 |
GB201201171D0 (en) | 2012-03-07 |
GB201221020D0 (en) | 2013-01-09 |
GB2497188A (en) | 2013-06-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7795919B2 (en) | Transmitter driver circuit in high-speed serial communications system | |
US10943558B2 (en) | EDP MIPI DSI combination architecture | |
US7893720B2 (en) | Bus low voltage differential signaling (BLVDS) circuit | |
US7999523B1 (en) | Driver with improved power supply rejection | |
US7598779B1 (en) | Dual-mode LVDS/CML transmitter methods and apparatus | |
US20070182615A1 (en) | Programmable amplitude line driver | |
US20110163791A1 (en) | Output circuit and semiconductor device including pre-emphasis function | |
US8638125B2 (en) | Low voltage differential signal driver with reduced power consumption | |
EP3734840A1 (en) | Passive dynamic biasing for mosfet cascode | |
KR20080095792A (en) | Stacked differential signal transmission circuitry | |
MXPA98000634A (en) | Univer issuing device | |
JP5087365B2 (en) | Output device, multi-value output device, and semiconductor integrated device | |
CN104348473A (en) | High speed level shifter with amplitude servo loop | |
GB2497145A (en) | Power efficient transmitter with a high voltage swing for sending high speed data along long backplanes | |
EP2453618A2 (en) | Power reduction in switched-current line-drivers | |
US8508252B2 (en) | Variable resistor voltage driver with self-noise compensation circuit | |
CN109412579A (en) | Circuit of current-mode logic driving | |
US11005477B2 (en) | Driver circuit and control method therefor, and transmission/reception system | |
CN106416077B (en) | Low-voltage differential signal conveyer | |
Song et al. | A reduced-swing voltage-mode driver for low-power multi-gb/s transmitters | |
CN207504847U (en) | A kind of high speed long arc differential driver and differential data interface system | |
KR20080098522A (en) | Dual output differential line driver using single current | |
WO2019141141A1 (en) | Drive circuit and serializer/deserializer | |
Kłeczek | The design of low power 11.6 mW high speed 1.8 Gb/s stand-alone LVDS driver in 0.18-µm CMOS | |
US10897252B1 (en) | Methods and apparatus for an auxiliary channel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |