GB2442641A

GB2442641A - LCD TFT self assembly fabrication method

Info

Publication number: GB2442641A
Application number: GB0800221A
Authority: GB
Inventors: Bo Hyun Lee; Gee Sung Chae
Original assignee: LG Philips LCD Co Ltd
Current assignee: LG Display Co Ltd
Priority date: 2005-11-14
Filing date: 2006-06-14
Publication date: 2008-04-09
Anticipated expiration: 2026-06-14
Also published as: GB0800221D0; GB2442641B

Abstract

A charge pattern is induced on a substrate surface using a stamp and oppositely charged nanomaterial is deposited on the substrate surface to form a semiconductor layer or a TFT electrode layer. Self assembled source, drain, gate, pixel electrodes or the semiconductor layers may be used to manufacture LCD TFT devices.

Description

STAMP AND FABRICATING METHOD THEREOF, THIN FILM TRANSISTOR USING THE

STAMP, AND LIQUID CRYSTAL DISPLAY DEVICE HAVING

THE THIN FILM TRANSISTOR

BACXGROUND OF THE INVENTION

Field of the Invention

1] The present invention relates to a stamp and a fabricating method thereof, a thin film transistor using the stamp, and a liquid crystal display device having the thin film transistor, and more particularly, to a stamp with an improved contact property with respect to a substrate, a thin film transistor having precise nano patterns using the same, and a liquid crystal display device having the thin film transistor.

Description of the Related Art

(0002] As semiconductor products are miniaturized and highly integrated, researches on patterning technology have been made to form patterns for improving new functions of the device.

(0003] Specifically, microelectronic circuit, digital storage unit, display, and sensor having nano device of 100 nm or less can obtain excellent characteristics using a very small amount of nano material. Therefore, in various industry fields, nano material is considered as new material that can meet the demands of high-tech industry fields. In the development of such nano devices, one of the most important technologies is a nano patterning technology.

(00041 The patterning technology with high integration has been developed as the core technology in fabricating semiconductor devices. Generally, the patterning technology using optics or beam includes a photo lithography, an electron-beam lithography, an X-ray lithography, and so on. Such a lithography process uses photoresist sensitive to the irradiation of light and forms patterns using an etching technique.

Accordingly, a conventional lithography technology is time-consuming, cost-consuming and complicated in terms of the apparatus and process.

(0005] Also, polymer materials used as the photoresist have reached physical limitation and are difficult to apply to a curved surface.

(0006] In recent years, soft-lithography technique has been proposed as a new concept of patterning technology, which is different from the typical optical lithography technology.

(0007] The soft-lithography technique includes a microcontact printing (t CP) and a nano-imprinting lithography. The soft-lithography technique is to fabricate patterns or structures using a flexible polymer stamp to which organic material is applied, without using light or high-energy particles.

(0008] According to the microcontact printing (jL CP) using a self-assembled material, ink (seif-asembled monolayer (SAM)) is applied to a PolyDiMethylsiloxane (PDMS) elastomer stamp with micron patterns, and patterns are transferred on a surface of a substrate due to a contact. In this manner, desired thin film patterns can be locally formed on a plane.

(0009] Also, when forming conductive patterns of semiconductor devices or display devices, a stamp is formed by coating a desired metal on a polymer material, such as PDMS, having convex portions ( il), and the stamp is placed on a conductive substrate. Then, an external voltage is applied to form a charged zone with charges on the substrate contacting the convex portions of the metal-coated stamp. Particles or molecules charged with opposite charges to those of the charged zone are coated on the charged zone, and the self-assembled monolayer (SAM) is locally patterned on the plane, thereby directly forming the desired thin film patterns.

(0010] However, the stamp formed by coating the metal on the flexible PDMS material is rigid due to the metal. Therefore, when the charged zone is formed by contacting the stamp with the large-sized substrate so as to form the conductive patterns, it is impossible to correctly contact the substrate with the stamp.

(0011] Since such a charged zone is not correctly matched with the desired pattern region, it is difficult to correctly form the conductive patterns in the large-sized substrate.

Further, patterns may be opened at each step of the subsequent processes.

SU(ARY OF THE INVENTION (0012] Accordingly, the present invention is directed to a stamp and a fabricating method thereof, a thin film transistor using the stamp, and a liquid crystal display device having the thin film transistor that substantially obviate one or more problems due to limitations and disadvantages of the related art.

(0013] An object of the present invention is to provide a method of fabricating a stamp with an improved contact property with respect to a substrate.

4] Another object of the present invention is to provide a method of forming nano pattern using the stamp.

(0015] A further another object of the present invention is to provide a method of fabricating a thin film transistor having precise nano pattern using the stamp and a liquid crystal display device having the same.

(0016] Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objectives and other advantages of the invention may be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

(0017] In the present invention, there is provided a method of fabricating a liquid crystal display device, including: self-assembling nano material to form at least one of a gate electrode, a semiconductor layer, source and drain electrodes, and a pixel electrode on a substrate.

[00181 At least one of the gate electrode, the semiconductor layer, and the source and drain electrodes includes: forming a charged layer on a substrate; contacting a stamp with the charged layer; applying a predetermined voltage to the stamp to form a charged zone in the charged layer; and forming nano patterns by self-assembling nano material charged with opposite charges to those of the charged zone.

(0019] According to the present invention, using the flexible stamp, the desired charged zone can be formed on the substrate by improving the contact property with respect to the substrate.

(0020] Also, the nano patterns equal to the desired shape can be formed during the initial deposition by forming the self-assembled monolayer using the stamp.

(0021] Further, the present invention provides the method of the thin film transistor and the liquid crystal display device through the method of forming the nano patterns using the stamp, thereby improving the performance of the device.

(0022] It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

3] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principle of the invention. In the drawings: (0024] Figs. 1A to 1G are sectional views illustrating a stamp and a fabricating method thereof according to an embodiment of the present invention; (0025] Figs. 2A to 2E are sectional views illustrating a method of forming nano patterns using the stamp according to a first embodiment of the present invention; (0026] Figs. 3A to 3F are sectional views illustrating a method of forming nano patterns using the stamp according to a second embodiment of the present invention; [0027] Figs. 4A to 4F are sectional views illustrating a method of fabricating a thin film transistor using the stamp according to a first embodiment of the present invention; (0028] Figs. 5A to 5F are sectional views illustrating a method of fabricating a thin film transistor using the stamp according to a second embodiment of the present invention; [0029] Figs. 6A to 6F are sectional views illustrating a method of fabricating a thin film transistor using the stamp according to a third embodiment of the present invention; and (0030] Figs. 7A to 7H are sectional views illustrating a method of fabricating an array substrate of an LCD using the method of fabricating the thin film transistor according to the first embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

(0031] Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.

(0032] Figs. 1A to 1G are sectional views illustrating a stamp and a fabricating method thereof according to an embodiment of the present invention.

(00331 Referring to Fig. 1G. a stamp 10 according to the present invention includes a metal layer 12 with convex portions (a) 16 formed on a glass substrate 11, and a polymer layer 18 formed on the metal layer 12.

(0034] The metal layer 12 is formed of a conductive metal selected from the group consisting of aluminum (Al), copper (Cu), chrome (Cr), tungsten (W), nickel (Ni), titanium (Ti), and aluminum alloy (A1Nd).

(0035] The polymer layer 18 is formed of a polymer material including PolyDiMethylSiloxane (PDMS) or Poly Methyl Meta Acrylate (PMMA).

(0036] The convex portions 16 formed on the metal layer 12 may have the same size or different size. Also, the convex portions 16 may be modified according to the desired pattern shape.

(0037] A method of fabricating a stamp according to the present invention will be described below with reference to Figs. 1A to 1G.

(0038] Referring to Fig. 1A, a metal layer 12 is formed by depositing a metal on an entire surface of a substrate 11 using plasma enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD), or sputtering.

(0039] Referring to Fig. 1B, a photoresist (PR) 13, a photosensitive material, is coated on the metal layer 12 using spin coating. The photoresist 13 may be a positive type photoresist or a negative type photoresist. In this embodiment, the photoresist 13 is the positive type photoresist in which only a region exposed to ultraviolet (Till) light is removed by a developer in a developing process.

[00401 Referring to Fig. 1C, a mask 14 having a light shielding portion 14a and a light transmitting portion 14b is placed above the photoresist 13, and Til/ light is irradiated on the mask.

(0041] Referring to Fig. lD, the photoresist 13 is developed by the UV light passing through the light transmitting portion 14b of the mask 14, and a portion of the photoresist 13 corresponding to the light transmitting portion 14b is removed.

consequently, photoresist patterns 15 are formed in a region corresponding to the light shielding portion 14a of the mask 14.

(0042] Referring to Fig. 1E, the metal layer 12 is dry etched using the photoresist patterns 15 as a mask. Then, the metal layer 12 having convex portions 16 are formed by removing the photoresist patterns 15 using ashing or PR strip.

(0043] Referring to Fig. iF, a polymer layer 17 is formed by coating or depositing a liquid PMMA or PDMS on the metal layer 12 with the convex portions 16 by using one of spin coating, slit coating, spray deposition, and Langmuir Blodgett method. Then, the polymer layer 17 is hardened using UV light or heat.

(0044] Referring to Fig. 1G. through the above procedures, a stamp 10 having the polymer layer 18 on the metal layer 12 with the convex portions 16 is formed.

(0045] As described above, the surface of the convex portions 16 is formed of the flexible polymer layer, such as PDMS and PMMA.

Therefore, when a charged zone will be formed in contact with a large-sized substrate in a following process, the contact property with respect to the substrate is so excellent that a precise charged zone identical to the desired patterns can be formed during an initial deposition.

(0046] Figs. 2A to 2E are sectional views illustrating a method of forming nano patterns using the stamp according to a first embodiment of the present invention, and Figs. 3A to 3F are sectional views illustrating a method of forming nano patterns using the stamp according to a second embodiment of the present invention.

(0047] Referring to Fig. 2A, a charged layer 22 is formed on a substrate 21.

(0048] The substrate 21 may be formed of transparent or opaque material. Also, the substrate 21 may be a conductive or non-conductive substrate. The sub8trate 21 may be formed of glass or silicon (Si).

(0049] The charged layer 22 is formed of dielectric material.

The charged layer 22 may be formed of PDMS or PMMA.

(00501 The charged layer 22 is formed by coating or depositing liquid dielectric material using one of spin coating, slit coating, spray deposition, and Langmuir Blodgett method and then hardening the coated or deposited dielectric material using UV light or heat.

(00511 Referring to Fig. 2B, the charged layer 22 is brought into contact with the stamp 10, which includes the glass substrate 11, the metal layer 12 with the convex portions 16, and the polymer layer 18. Then, an external voltage 27 is applied to the metal layer 12 of the stamp 10 and the substrate 21. The substrate 21 is a conductive substrate.

(0052] Although not shown, in case where the substrate 21 is a non-conductive substrate, the non-conductive substrate is placed under the substrate 21 or held in vacuum state. Then, an external voltage is applied to the metal layer 12 of the stamp 10 and the conductive substrate 21, or the substrate 21 is inserted into a sputtering chamber. Thereafter, a predetermined voltage is applied to the metal layer 12 of the stamp 10 and a substrate support such that charges can move toward the charged layer 22.

Through these procedures, the charged zone is formed.

(0053] Referring to Fig. 2C, by detaching the stamp 10 from the charged layer 22, the charged zone 23 charged with negative (-) charges or positive (+) charges is formed in the contact region between the polymer layer 18 of the convex portion 16 of the stamp 10 and the charged layer 22. In this embodiment, the charged zone 23 is charged with positive charges.

(0054] Referring to Fig. 2D, nano material 24 charged with negative charges is coated using a nozzle 25 in a printer toner method.

(0055] The printer toner method is performed at room temperature. Since the printer toner scheme is well known, its

detailed description will be omitted.

(0056] The nano material 24 is a nano powder and is formed of one selected from the group consisting of silicon (Si), gold (Au), silver (Ag), and copper (Cu).

(0057] Referring to Fig. 2E, the coated nano powder 24 forms a self-assembled monolayer (SAM) on the charged zone 23 due to the attractive force, thereby forming nano patterns 26.

(0058] The nano patterns 26 may be used as a semiconductor layer, a gate electrode, source and drain electrode patterns.

Since the nano patterns 26 improves the contact property with respect to the charged layer 22 using the flexible stamp of the present invention, the charged zone 23 with the excellent patterning property is formed within the charged layer 22. Thus, the excellent nano thin film identical to the desired patterns can be formed during the initial deposition.

9] A method of forming nano patterns using the stamp according to a second embodiment of the present invention will be described below with reference to Figs. 3A to 3F.

(0060] Referring to Fig. 3A, a charged layer 32 is formed on a substrate 31. The materials of the substrate 31 and the charged layer 32 and the method of forming the charged layer 32 are equal to those of first embodiment.

(0061] Referring to Fig. 3B, the charged layer 22 is brought into contact with the stamp 10, which includes the glass substrate 11, the metal layer 12 with the convex portions 16, and the polymer layer 18. Then, an external voltage 38 is applied to the metal layer 12 of the stamp 10 and the substrate 31. The substrate 21 is a conductive substrate.

2] Although not shown, in case where the substrate 31 is a non-conductive substrate, the external voltage is applied in the same manner as the first embodiment of the present invention.

(0063] Referring to Fig. 3C, by detaching the stamp 10 from the charged layer 32, the charged zone 33 charged with negative

--

(-) charges or positive (+) charges is formed in the contact region between the polymer layer 18 of the convex portion 16 of the stamp 10 and the charged layer 32. In this embodiment, the charged zone 33 is charged with positive charges.

4] Then, nano material 34 charged with negative charges is mixed with a solvent to prepare a solution in which the negative charged nano material 24 is dispersed.

(0065] The nano material 34 is nano wire or nano tube and is formed of material selected from the group consisting of silicon (Si), gold (Au), silver (Si), and copper (Cu).

(00661 There is no special limitation in the organic solvent for dispersing the nano wire or nano tube 34. The organic solvent may be one of ethanol, methanol, and isopropyl alcohol (IPA).

(0067] Referring to Fig. 3D, the substrate 31 with the charged zone 33 is placed in a container containing the solution 35. Referring to Fig. 3E, the nano wire or nano tube 34 forms a self-assembled monolayer (SAM) on the charged zone 33 due to the attractive force, thereby forming nano patterns 37. That is, the nano patterns 37 are formed by a plating method.

(0068] Referring to Fig. 3F, the substrate 31 with the nano patterns 37 is taken out from the solution and dried using UV light or heat.

(0069] The nano patterns 37 may be used as a semiconductor layer, a gate electrode, source and drain electrode patterns.

Since the nano patterns 37 improves the contact property with respect to the charged layer 32 using the flexible stamp of the present invention, the charged zone 33 with the excellent patterning property is formed within the charged layer 32. Thus, the excellent nano thin film identical to the desired patterns can be formed during the initial deposition.

(0070] Figs. 4A to 4F are sectional views illustrating a method of fabricating a thin film transistor using the stamp according to a first embodiment of the present invention.

(0071] Referring to Fig. 4A, a charged layer 42 with a charged zone 43 is formed on a substrate 4]..

(0072] The substrate 41 may be formed of transparent or opaque material. Also, the substrate 41 may be a conductive or non-conductive substrate. The substrate 41 may be formed of glass or silicon (Si).

(0073] The charged layer 42 is formed of dielectric material.

The charged layer 42 may be formed of PDMS or PMMA.

(0074] The charged layer 42 is formed by coating or depositing liquid dielectric material using one of spin coating, slit coating, spray deposition, and Langmuir Blodgett method and then hardening the coated or deposited dielectric material using UV light or heat.

(0075] Referring to Fig. 4B, the charged layer 42 is brought into contact with the stamp 10, which includes the glass substrate 11, the metal layer 12 with the convex portions 16, and the polymer layer 18. Then, an external voltage 49 is applied to the metal layer 12 of the stamp 10 and the substrate 41. At this point, only the polymer layer 18 of the convex portions 16 of the stamp 10 is brought into contact with the charged layer 42. The substrate 4]. is a conductive substrate.

(0076] Although not shown, in case where the substrate 41 is a non-conductive substrate, the non-conductive substrate is placed under the substrate 41 or held in vacuum state. Then, an external voltage is applied to the metal layer 12 of the stamp 10 and the conductive substrate 21, or the substrate 41 is inserted into a sputtering chamber. Thereafter, a predetermined voltage is applied to the metal layer 12 of the stamp 10 and a substrate support such that charges can move toward the charged layer 42.

Through these procedures, the charged zone is formed.

7] Referring to Fig. 4C, by detaching the stamp 10 from the charged layer 42, the charged zone 43 charged with negative (-) charges or positive (+) charges is formed in the contact region between the polymer layer 18 of the convex portion 16 of the stamp 10 and the charged layer 42. In this embodiment, the charged zone 43 is charged with positive charges.

(0078] Referring to Fig. 4D, nano powder charged with negative charges is coated on the charged zone 43 using a printer toner method, or the substrate 41 with the charged zone 43 is soaked in a solution in which nano wire or nano tube charged with negative charges is dispersed. Thus, a semiconductor layer 44 is formed on the charged zone 43 in a self-assembled monolayer (SAM) due to the attractive force. At this point, the semiconductor layer 44 is formed using deposition or plating.

(0079] That is, the semiconductor layer 44 is formed by the method of forming nano patterns using the stamp according to the -,-Tv_.____ --first or second embodiment of the present invention.

(0080] The semiconductor layer 44 is formed of one of nano powder, nano wire, and nano tube. The semiconductor layer 44 may be formed of silicon.

(0081] The solution contains a solvent for dispersing the nano wires or nano tubes. The solvent is an organic solvent and is not specially limited. The organic solvent may be one of ethanol, methanol, and isopropyl alcohol (IPA).

2] The substrate 41 is soaked in the solution in which the nano wires or nano tubes are dispersed. Then, the substrate 41 is taken out from the solution and dried. At this point, the substrate 41 is dried using UV light or heat.

(00831 The semiconductor layer 44 is formed in precise nano patterns due to the self-assembly. The patterns identical to the semiconductor patterns can be formed during the initial deposition.

4] Referring to Fig. 4E, a conductive metal is stacked on the charged layer 42 with the semiconductor layer 44 using PECVD, LPCVD, or sputtering. Then, using a mask, the conductive metal is patterned to form source and drain electrodes 45 and 46 spaced apart from each other by a predetermined distance and connected to the semiconductor layer 44.

[00851 The source and drain electrodes 45 and 46 are formed of material selected from the group consisting of aluminum (Al), copper (Cu), chrome (Cr), tungsten (W), nickel (Ni), titanium (Ti), and aluminum alloy (A1Nd).

6] A channel CII is formed to connect the source electrode to the drain electrode 46 in a region where the source and drain electrodes 45 and 46 are spaced apart and the semiconductor layer 44 is exposed.

(0087] Referring to Fig. 4F, a gate insulating layer 47 is formed by depositing silicon oxide layer (Si02) or silicon nitride layer (SiNx) on an entire surface of the substrate 41 with the source and drain electrodes 45 and 46 using PECVD or LPCVD.

8] A conductive metal is stacked on the gate insulating layer 47 using PECVD, LPCVD, or sputtering. Then, using a mask, the conductive metal is patterned to form a gate electrode corresponding to the semiconductor layer 44. The gate electrode 48 is formed of material selected from the group consisting of aluminum (Al), copper (Cu), chrome (Cr), tungsten (W), nickel (Ni), titanium (Ti), and aluminum alloy (A1Nd).

(0089] Through these procedures, a top gate type thin film transistor having the semiconductor layer 44, the source and drain electrodes 45 and 46, and the gate electrode 48 is completed.

0] The thin film transistor includes the semiconductor layer 44 formed in a precise nano thin film pattern using the stamp 10 according to the present invention.

(0091] Using the flexible stamp 10, the thin film transistor improves the contact property between the stamp 10 and the charged layer 42 and thus the charged zone 43 with excellent patterning property is formed within the charged layer 42.

Therefore, the semiconductor layer 44 having excellent nano thin film pattern equal to the desired pattern in the initial deposition can be formed during the subsequent procedure, thereby improving the performance of the thin film transistor.

(0092] Figs. 5A to SF are sectional views illustrating a method of fabricating a thin film transistor using the stamp according to a second embodiment of the present invention.

3] Referring to Fig. 5A, a charged layer 52 is formed on a substrate 51.

4] The materials of the substrate 5]. and the charged layer 52 and the method of forming the charged layer 52 are equal to those of first embodiment of the present invention.

5] Referring to Fig. SB, the charged layer 52 is brought into contact with the stamp 10, which includes the glass substrate 11, the metal layer 12 with the convex portions 16, and the polymer layer 18. Then, an external voltage 59 is applied to the metal layer 12 of the stamp 10 and the substrate 51. The substrate 51 is a conductive substrate.

6] Although not shown, in case where the substrate 51 is a non-conductive substrate, the external voltage is applied in the same mariner as in the thin film transistor according to the first embodiment of the present invention.

(0097] Referring to Fig. SC, by detaching the stamp 10 from the charged layer 52, the charged zone 53 charged with negative C-) charges or positive (+) charges is formed in the contact region between the polymer layer 18 of the convex portiOn 16 of the stamp 10 and the charged layer 52. In this embodiment, the na -a -charged zone 53 is charged with positive charges.

(00981 Referring to Fig. 5D, nano powder charged with negative charges is coated on the charged zone 53 using a printer toner method, or the substrate 5]. with the charged zone 53 is soaked in a solution in which nano wire or nano tube charged with negative charges is dispersed. Thus, a gate electrode 54 is formed in a self-assembled monolayer (SAM) on the charged zone 53 due to the attractive force. At this point, the gate electrode 54 is formed using deposition or plating.

(0099] The gate electrode 54 of the SAM nano patterns is formed by the method of forming nano patterns according to the first or second embodiment of the present invention.

(00100] The gate electrode 54 is formed of one of nano powder, nano wire, and nano tube. The gate electrode 54 may be formed of gold (Au), silver (Ag), or copper (Cu).

[00101] Referring to Fig. 5E, a gate insulating layer 55 is formed by depositing silicon oxide layer or silicon nitride layer on an entire surface of the substrate 51 with the gate electrode 54 using PECVD or LPCVD.

[00102] Pure amorphous silicon and impurity-doped amorphous

I---

silicon are sequentially stacked on an entire surface of the gate insulating layer 55 using PECVD or LPCVD, and then patterned to form a semiconductor layer 56 in a region corresponding to the gate electrode 54.

(00103] Referring to Fig. 5F, a conductive metal is stacked on the gate insulating layer 55 with the semiconductor layer 56 using PECVD, IJPCVD, or sputtering. Then, using a mask, the conductive metal is patterned to form source and drain electrodes 57 and 58 spaced apart from each other by a predetermined distance and connected to the semiconductor layer 56.

(00104] The source and drain electrodes 57 and 58 are formed of material selected from the group consisting of aluminum (Al), copper (cu), chrome (Cr), tungsten (W), nickel (Ni), titanium (Ti), and aluminum alloy (AlNd).

(001051 A channel CH is formed to connect the source electrode 57 to the drain electrode 58 in a region where the source and drain electrodes 57 and 58 are spaced apart and the semiconductor layer 56 is exposed. (00106] Through these procedures, a bottom gate type thin film

transistor having the gate electrode 54, the semiconductor layer -a.-'.

56, and the source and drain electrodes 57 and 58 is completed.

(00107] Using the flexible stamp 10, the thin film transistor improves the contact property between the stamp 10 and the charged layer 52 and thus the charged zone 53 with excellent patterning property is formed within the charged layer 52.

Therefore, the gate electrode 54 having excellent nano thin film pattern equal to the desired pattern can be formed during the initial deposition, thereby improving the performance of the thin film transistor.

(00108] Figs. 6A to 6F are sectional views illustrating a method of fabricating a thin film transistor using the stamp according to a third embodiment of the present invention.

(00109] Referring to Fig. 6A, a charged layer 62 is formed on a substrate 61.

(00110] The materials of the substrate 61 and the charged layer 62 and the method of forming the charged layer 62 are equal to those of first embodiment of the present invention.

(00111] Referring to Fig. 6B, the charged layer 62 is brought into contact with the stamp 10, which includes the glass substrate 11, the metal layer 12 with the convex portions 16, and the polymer layer 18. Then, an external voltage 69 is applied to the metal layer 12 of the stamp 10 and the substrate 61. The substrate 61 is a conductive substrate.

(00112] Although not shown, in case where the substrate 61 is a non-conductive substrate, the external voltage is applied in the same manner as in the thin film transistor according to the first embodiment of the present invention.

(00113] Referring to Fig. 6C, by detaching the stamp 10 from the charged layer 62, the charged zone 63 charged with negative (-) charges or positive ( ) charges is formed in the contact region between the polymer layer 18 of the convex portion 16 of the stamp 10 and the charged layer 62. In this embodiment, the charged zone 63 is charged with positive charges.

(00114] Referring to Fig. 6D, nano powder charged with negative charges is coated on the charged zone 63 using a printer toner method, or the substrate 61 with the charged zone 63 is soaked in a solution in which nano wire or nano tube charged with negative charges is dispersed. Thus, source and drain electrodes 64 and 65 are formed in a self-assembled monolayer (SAM) on the charged zone 63 due to the attractive force. At this point, the source and drain electrodes 64 and 65 are formed using deposition or plating.

(00115] The source and drain electrodes 64 and 65 of the SAM nano patterns are formed by the method of forming nano patterns according to the first or second embodiment of the present invention.

[00116] The source and drain electrodes 64 and 65 are formed of one of nano powder, nano wire, and nano tube. The semiconductor layer source and drain electrodes 64 and 65 may be formed of gold (Au), silver (Ag), or copper (Cu).

(00117] At this point, the source and drain electrodes 64 and are formed as precise nano patterns equal to the desired source and drain electrode patterns during the initial deposition.

[00118] Referring to Fig. 6E, a semiconductor layer 66 is formed between the source and drain electrodes 64 and 65 on the charged layer 62 such that it is connected to the source and drain electrode 64 and 65. A channel CH is formed to connect the source electrode 64 to the drain electrode 65 in a region where the source and drain electrodes 64 and 65 are spaced apart, with the semiconductor layer 66 being interposed therebetween.

(00119] The material of the semiconductor layer 66 and the method of forming the same are identical to those of the second embodiment of the present invention.

(00120] Referring to Fig. 6F, a gate insulating layer 67 is formed on an entire surface of the substrate 61 with the semiconductor layer 66. Then, a conductive metal is stacked on the gate insulating layer 67 and patterned to form a gate electrode 68 corresponding to the semiconductor layer 66.

(00121] The materials of the gate insulating layer 67 and the gate electrode 68 and the method of forming the gate electrode 68 are identical to those of the first embodiment of the present invention.

(001223 Through these procedures, a top gate type thin film transistor having the source and drain electrodes 64 and 65, the semiconductor layer 66, and the gate electrode 68 is completed.

(00123] As described above, one of the semiconductor layer, the gate electrode, and the source and drain electrodes are formed in precise nano patterns using the stamp of the present invention.

(00124] More specifically, using the flexible stamp, the thin film transistor improves the contact property between the stamp and the charged layer. Thus, the thin film transistor of the nano thin film patterns equal to the desired semiconductor layer, gate electrode, and source and drain electrodes can be formed during the initial deposition, thereby improving the performance of the thin film transistor.

(00125] In the method of the first to third embodiments of the present invention, the charged layer for forming the charged zone is required so as to form the nano patterns using the stamp.

Therefore, in order to prevent the performance of the device from being degraded due to the charged layer formed between the electrodes in forming the thin film transistor, only one of the semiconductor layer, the gate electrode, and the source and drain electrode is formed using the method of forming nano patterns using the stamp.

(00126] Fig. 7A to 7H are sectional views illustrating a method of fabricating an array substrate of an LCD using the method of fabricating the thin film transistor according to the first embodiment of the present invention.

(00127] Referring to Fig. 7A, a charged layer 72 is formed on a glass substrate 71. The charged layer 72 is brought into contact with the stamp 10, which includes the glass substrate 11, the metal layer 12 with the convex portions 16, and the polymer layer 18. At this point, only the polymer layer 18 of the convex portions 16 of the stamp 10 is brought into contact with the charged layer 72.

(00128] Referring to Fig. 7B, since the glass substrate 71 is non-conductive, a metal substrate 73 is placed under the glass substrate 71 or held in a vacuum state. Then, an external voltage 83 is applied to the metal layer 12 of the stamp 10 and the metal substrate 73.

(00129] Although not shown, after the substrate 71 is loaded into a sputtering chamber, a voltage may be applied to the metal layer 12 of the stamp 10 and a substrate support.

(00130] Ref erring to Fig. 7C, by detaching the stamp 10 from the charged layer 72, the charged zone 74 charged with negative (-) charges or positive (+) charges is formed in the contact region between the polymer layer 18 of the convex portion 16 of the stamp 10 and the charged layer 72.

[00131] Referring to Fig. 7D, nano powder charged with opposite charges to those of the charged zone 74 is coated on the charged zone 74 using a printer toner method, or the substrate 71 with the charged zone 74 is soaked in a solution in which nano wire or nano tube charged with opposite charge to those of the charged zone 74 is dispersed. Thus, a semiconductor layer 75 is formed in a self-assembled monolayer (SAM) on the charged zone 74 due to the attractive force. At this point, the substrate 7].

with the semiconductor layer 75 is taken out from the solution and dried using light or heat.

[00132] A conductive metal is stacked on an entire surface of the substrate 71 with the semiconductor layer 75. Then, using a mask, the conductive metal is patterned to form source and drain electrodes 76 and 77 on the charged layer 72. The source drain electrodes 76 and 77 are spaced apart from each other by a predetermined distance and connected to the semiconductor layer 75. Referring to Fig. 7E, a channel CH is formed in a region where the source and drain electrodes 76 and 77 are spaced apart and the semiconductor layer 75 is exposed. The channel CH connects the source electrode 76 to the drain electrode 77.

(00133] Referring to Fig. 7F, a gate insulating layer 78 is formed on an entire surface of the substrate 71 with the source and drain electrodes 76 and 77. The conductive metal is patterned to form a gate electrode 79 corresponding to the semiconductor layer 75.

(00134] The materials of the charged layer 72, the semiconductor layer 75, the source and drain electrodes 76 and 77, the gate insulating layer 78, and the gate electrode 79 and the forming method thereof are identical to those of the first embodiment of the present invention.

(00135] Through these procedures, a thin film transistor having the semiconductor layer 75, the source and drain electrodes 76 and 77, and the gate electrode 79 is completed.

(00136] Referring to Fig. 7G, a passivation layer 80 is formed on an entire surface of the substrate 71 with the gate electrode 79. Then, the passivation layer 80 and the gate insulating layer 78 are dry or wet etched to form a contact hole 8]. exposing a portion of the surface of the drain electrode 77. The passivation layer 80 may be deposited using silicon oxide layer or silicon nitride layer through PECVD or LPCVD.

(00137] A transparent conductive material is formed on the passivation layer 80 with the contact hole 81 by sputtering and then patterned to form a pixel electrode 82 electrically connected with the drain electrode 77 through the contact hole 81.

The transparent conductive material may be indium tin oxide (ITO) or indium zinc oxide (IZO).

(00138] Through these procedures, the array substrate of the LCD is completed using the method of fabricating the thin film transistor using the stamp according to the first embodiment of the present invention.

(00139] As described above, using the flexible stamp, the contact property between the large-sized substrate and the charged layer is improved, and the charged zone with the excellent patterning property can be formed within the charged layer through the self-assembly. Consequently, the semiconductor layer can be formed in the excellent nano patterns equal to the desired semiconductor layer patterns during the initial deposition, thereby improving the performance of the device in the LCD.

(00140] For the sake of convenience, the above description has been made about the fabricating method of the LCD using the

-IAQ

method of fabricating the thin film transistor according to the first embodiment of the present invention, but the LCD can also be fabricated using the method of fabricating the thin film transistor using the stamp according to the second and third embodiments of the present invention.

(00141] That is, in the LCD, any one of the semiconductor layer, the gate electrode, and the source and drain electrodes formed within the charged layer on the substrate can be formed using the method of fabricating the thin film transistor using the method of forming nano patterns using the stamp according to the present invention.

(00142] As described above, in order to prevent the performance of the device from being degraded due to the charged layer formed between the electrodes of the thin film transistor, the method of forming nano patterns using the charged layer is limited to any one of the semiconductor layer, the gate electrode, and the source and drain electrodes.

[00143] Although not shown, the array substrate is attached to a color filter substrate, including a black matrix, a color filter layer, and a common electrode, except an injection hole, by a sealant. A liquid crystal layer is formed by injecting liquid crystals between the array substrate and the color filter substrate through the injection hole. Through these procedures, the LCD is completed.

(001441 The present invention can improve the property of the desired charged zone on the substrate by improving the contact property between the charged zone and the substrate.

(00145] Also, the present invention can form the nano patterns equal to the desired shape during the initial deposition by forming the self-assembled monolayer using the stamp.

(00146] Further, the thin film transistor and the LCD can be fabricated by the method of forming the precise nano patterns using the stamp, thereby improving the performance of the device.

(00147] It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention. Thus, it is intended that the present invention covers the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

Claims

1. A method of fabricating a liquid crystal display device, comprising: self-assembling nano material to form at least one of a gate electrode, a semiconductor layer, source and drain electrodes, and a pixel electrode on a substrate.

2. A method according to claim 1, wherein the nano material is charged with opposite charges to those of a charged zone.

3. A method according to claim 1 or claim 2, wherein the forming of the charged zone in a portion of a charged layer comprises: contacting a stamp with the substrate in which a charged layer is formed; forming a charged zone in the charged layer by applying a predetermined voltage to the stamp; and detaching the stamp from the substrate.

4. A method according to any of claims 1 to 3, wherein the forming of the source and drain electrodes comprises: forming a charged layer on the substrate; forming a charged zone in the charged layer; and self-assembling nano material charged with opposite charges to those of the charged zone.

5. A method according to any of claims]. to 4, wherein the forming of the gate electrode comprises: forming a charged layer on the substrate; forming a charged zone in the charged layer; and self-assembling nano material charged with opposite charges to the those of the charged zone.

6. A method according to any of claims 1 to 5, wherein the charged layer is formed of PolyDiMethylSiloxane (PDMS) or Poly Methyl Meta Acrylate (PMMA).

7. A method according to any of claims 1 to 6, wherein the charged layer is formed using one of spin coating, slit coating, spray deposition, and Langmuir Blodgett method.

8. A method according to any of claims 3 to 7, wherein the stamp includes: a substrate; a metal layer having a profiled portion on the substrate; and a polymer layer formed on the metal layer and on which patterns are formed corresponding to the profiled portion.

9. A method according to any of claims 1 to 8, wherein the nano material is selected from the group consisting of nano powder, nano wire, and nano tube.

10. A method according to any of claims 1 to 9, wherein the nano material is selected from the group consisting of silicon (Si), gold (Au), silver (Ag), and copper (Cu).

11. A method according to any of claims 3. to 10, wherein the nano patterns are coated using a print toner method.

12. A method according to any of claims 1 to 10, wherein the nano patterns are formed by a plating process by soaking the substrate in a solution in which nano materials are dispersed.

13. A method according to any of claims 1 to 12, wherein at least one of the semiconductor layer, the source electrode, the drain electrode, and the gate electrode is formed in nano patterns.

14. A method according to any of claims 1 to 13, wherein the forming of the semiconductor layer includes: forming a charged layer on the substrate; forming a charged zone in the charged layer; and self-assembling nano material charged with opposite charges to those of the charged zone.