GB2410629B - A phase locked loop that sets gain automatically - Google Patents

A phase locked loop that sets gain automatically

Info

Publication number
GB2410629B
GB2410629B GB0328898A GB0328898A GB2410629B GB 2410629 B GB2410629 B GB 2410629B GB 0328898 A GB0328898 A GB 0328898A GB 0328898 A GB0328898 A GB 0328898A GB 2410629 B GB2410629 B GB 2410629B
Authority
GB
United Kingdom
Prior art keywords
locked loop
phase locked
sets gain
gain automatically
automatically
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB0328898A
Other versions
GB0328898D0 (en
GB2410629A (en
GB2410629C (en
Inventor
Mark Harris
Alan Andrew Smith
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Priority claimed from GB0610934A external-priority patent/GB2426879C/en
Priority to GB0610934A priority Critical patent/GB2426879C/en
Publication of GB0328898D0 publication Critical patent/GB0328898D0/en
Priority to KR1020067013945A priority patent/KR100952526B1/en
Priority to ES08000503T priority patent/ES2348107T3/en
Priority to AT04814246T priority patent/ATE497652T1/en
Priority to EP10004606A priority patent/EP2211467A1/en
Priority to PL08000503T priority patent/PL1912333T3/en
Priority to ES04814246T priority patent/ES2357436T3/en
Priority to DE602004031304T priority patent/DE602004031304D1/en
Priority to EP04814246A priority patent/EP1692768B1/en
Priority to PCT/US2004/042040 priority patent/WO2005060103A2/en
Priority to AT08000503T priority patent/ATE479231T1/en
Priority to JP2006544126A priority patent/JP2007532045A/en
Priority to PL04814246T priority patent/PL1692768T3/en
Priority to EP08000503A priority patent/EP1912333B1/en
Priority to DE602004028879T priority patent/DE602004028879D1/en
Publication of GB2410629A publication Critical patent/GB2410629A/en
Publication of GB2410629B publication Critical patent/GB2410629B/en
Priority to HK07105800A priority patent/HK1101863A1/en
Publication of GB2410629C publication Critical patent/GB2410629C/en
Application granted granted Critical
Priority to JP2010209460A priority patent/JP2011041300A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
    • H03L7/1077—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the phase or frequency detection means
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
GB0328898A 2003-12-12 2003-12-12 A phase locked loop that sets gain automatically Expired - Fee Related GB2410629C (en)

Priority Applications (17)

Application Number Priority Date Filing Date Title
GB0610934A GB2426879C (en) 2003-12-12 2003-12-12 A phase locked loop that sets gain automatically
DE602004028879T DE602004028879D1 (en) 2003-12-12 2004-12-13 Phase locked loop with automatic gain adjustment
PCT/US2004/042040 WO2005060103A2 (en) 2003-12-12 2004-12-13 A phase locked loop that sets gain automatically
PL04814246T PL1692768T3 (en) 2003-12-12 2004-12-13 A phase locked loop that sets gain automatically
AT04814246T ATE497652T1 (en) 2003-12-12 2004-12-13 PHASE CONTROL LOOP THAT AUTOMATICALLY SETS GAIN
EP10004606A EP2211467A1 (en) 2003-12-12 2004-12-13 A phase locked loop that sets gain automatically
PL08000503T PL1912333T3 (en) 2003-12-12 2004-12-13 A phase locked loop that sets gain automatically
ES04814246T ES2357436T3 (en) 2003-12-12 2004-12-13 PHASE HITCH LOOP THAT REGULATES GAIN AUTOMATICALLY.
DE602004031304T DE602004031304D1 (en) 2003-12-12 2004-12-13 PHASE CONTROL ARRANGEMENT THAT AUTOMATICALLY GAINS REINFORCEMENT
EP04814246A EP1692768B1 (en) 2003-12-12 2004-12-13 A phase locked loop that sets gain automatically
KR1020067013945A KR100952526B1 (en) 2003-12-12 2004-12-13 A phase locked loop that sets gain automatically
AT08000503T ATE479231T1 (en) 2003-12-12 2004-12-13 PHASE CONTROL LOOP WITH AUTOMATIC GAIN ADJUSTMENT
JP2006544126A JP2007532045A (en) 2003-12-12 2004-12-13 Phase-locked loop with automatic gain setting
ES08000503T ES2348107T3 (en) 2003-12-12 2004-12-13 A PHASE HOOK LOOP THAT REGULATES THE PROFIT AUTOMATICALLY.
EP08000503A EP1912333B1 (en) 2003-12-12 2004-12-13 A phase locked loop that sets gain automatically
HK07105800A HK1101863A1 (en) 2003-12-12 2007-05-31 A phase locked loop that sets gain automatically
JP2010209460A JP2011041300A (en) 2003-12-12 2010-09-17 Phase locked loop that set gain automatically

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB0610934A GB2426879C (en) 2003-12-12 2003-12-12 A phase locked loop that sets gain automatically

Publications (4)

Publication Number Publication Date
GB0328898D0 GB0328898D0 (en) 2004-01-14
GB2410629A GB2410629A (en) 2005-08-03
GB2410629B true GB2410629B (en) 2006-11-01
GB2410629C GB2410629C (en) 2008-01-03

Family

ID=39952196

Family Applications (1)

Application Number Title Priority Date Filing Date
GB0328898A Expired - Fee Related GB2410629C (en) 2003-12-12 2003-12-12 A phase locked loop that sets gain automatically

Country Status (1)

Country Link
GB (1) GB2410629C (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1986000768A1 (en) * 1984-07-09 1986-01-30 Selenia, Industrie Elettroniche Associate Device for tuning a vco to the carrier frequency of each radar pulse
JPS61245628A (en) * 1985-04-24 1986-10-31 Hitachi Ltd Phase locked loop circuit
JPH01241920A (en) * 1988-03-24 1989-09-26 Nec Corp Phase locked loop circuit
US5487093A (en) * 1994-05-26 1996-01-23 Texas Instruments Incorporated Autoranging digital analog phase locked loop
US6249189B1 (en) * 1998-08-05 2001-06-19 National Science Council Of Republic Of China Frequency synthesizer accomplished by using multiphase reference signal source

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1986000768A1 (en) * 1984-07-09 1986-01-30 Selenia, Industrie Elettroniche Associate Device for tuning a vco to the carrier frequency of each radar pulse
JPS61245628A (en) * 1985-04-24 1986-10-31 Hitachi Ltd Phase locked loop circuit
JPH01241920A (en) * 1988-03-24 1989-09-26 Nec Corp Phase locked loop circuit
US5487093A (en) * 1994-05-26 1996-01-23 Texas Instruments Incorporated Autoranging digital analog phase locked loop
US6249189B1 (en) * 1998-08-05 2001-06-19 National Science Council Of Republic Of China Frequency synthesizer accomplished by using multiphase reference signal source

Also Published As

Publication number Publication date
GB0328898D0 (en) 2004-01-14
GB2410629A (en) 2005-08-03
GB2410629C (en) 2008-01-03

Similar Documents

Publication Publication Date Title
GB2423204B (en) A programmable direct interpolating delay locked loop
TWI316331B (en) Delay-locked loop circuit
EP1847012A4 (en) Fractional-n offset phase locked loop
PL1706264T3 (en) Loop fabric
EP1751867A4 (en) Adjustable frequency delay-locked loop
GB0121713D0 (en) Accumulator based phase locked loop
IL170115A (en) Feedback loop for spam prevention
EP1706943A4 (en) Non-quasistatic phase lock loop frequency divider circuit
AU2003241483A8 (en) Push release loop
EP1803216A4 (en) Sigma-delta based phase lock loop
AU2003221840A1 (en) Automatic phase lock loop design using geometric programming
EP1634321A4 (en) Phase controlled sublimation
AU2003267054A1 (en) Phase locked loop
DE602004010336D1 (en) Digital phase locked loop
EG23261A (en) Integrated wireless local loop system.
AU2003294640A8 (en) Phase-locking loop with a modulator
EP1184987A4 (en) Phase-locked loop
GB0230289D0 (en) Improved phase locked loop
DE50302636D1 (en) PHASE LOOP
GB0228611D0 (en) Semiconductor type two phase locked loop filter
GB2388978B (en) A phase locking loop frequency synthesiser
AU2003254229A1 (en) Phase locked loop
GB2410629C (en) A phase locked loop that sets gain automatically
EP1514350A4 (en) Frequency locked loop with improved stability
GB2397956B (en) Phase detector

Legal Events

Date Code Title Description
COOA Change in applicant's name or ownership of the application

Owner name: QUALCOMM INCORPORATED

Free format text: FORMER APPLICANT(S): QUALCOMM (UK) LIMITED

REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1082849

Country of ref document: HK

REG Reference to a national code

Ref country code: HK

Ref legal event code: GR

Ref document number: 1082849

Country of ref document: HK

711B Application made for correction of error (sect. 117/77)
711G Correction allowed (sect. 117/1977)
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20121212