GB2400505A - Photo detector protected bias circuit - Google Patents

Photo detector protected bias circuit Download PDF

Info

Publication number
GB2400505A
GB2400505A GB0407556A GB0407556A GB2400505A GB 2400505 A GB2400505 A GB 2400505A GB 0407556 A GB0407556 A GB 0407556A GB 0407556 A GB0407556 A GB 0407556A GB 2400505 A GB2400505 A GB 2400505A
Authority
GB
United Kingdom
Prior art keywords
detector
arrangement
overload
value
latch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB0407556A
Other versions
GB2400505B (en
GB0407556D0 (en
Inventor
Thomas Kugelstadt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Ltd
Original Assignee
Texas Instruments Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Ltd filed Critical Texas Instruments Ltd
Publication of GB0407556D0 publication Critical patent/GB0407556D0/en
Publication of GB2400505A publication Critical patent/GB2400505A/en
Application granted granted Critical
Publication of GB2400505B publication Critical patent/GB2400505B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B10/00Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/60Receivers
    • H04B10/66Non-coherent receivers, e.g. using direct detection
    • H04B10/69Electrical arrangements in the receiver
    • H04B10/691Arrangements for optimizing the photodetector in the receiver
    • H04B10/6911Photodiode bias control, e.g. for compensating temperature variations

Abstract

In a photo detection arrangement, the current through a detector 10 is sensed by a series resistor Rs and amplified and amplified at 21. The output of the amplifier is compared with a reference voltage 23, which is chosen to correspond to an overload input applied to the detector. When the comparator 22 triggers, a latch 24 is set, which controls a switch 25 to remove the supply voltage to the detector applied to the dectector by power amplifier 14. In this way, protection is afforded to the detector 10 without recourse to a high value series resistor. Moreover, the latch provides an output to demonstrate that an overload has occurred.

Description

IMPROVEMENTS IN OR RELATING TO PHOTODETECTION
Sensitive photodetectors can be easily damaged through short, high intensity light pulses, which are above the specified maximum intensity of the photo detector, thus presenting an optical overload condition. Often the effects of such damage become apparent through device malfunctions, which could occur months or even years later. The lack of proof that an overload ever occurred can lead to disputes between OEMs and customers since it is not possible to rule out the possibility of an overload in failed equipment. Generally, it is problematic that it is impossible to tell that reliable detector operation may have been compromised.
The avalanche photo diode (APD) exhibits gain values up to 100 and is therefore able to detect levels at -35 dBm (= 0.3,uW).
However, until recently PIN diodes have been the preferred photo detector in networking applications because of their low noise sensitivity, despite requiring a preamplifier if acceptable small signal performance is to be achieved. Through ever improving APD small signal performance, even the need for an optical amplifier may be removed, leading to a dramatic reduction in the cost of optical networking equipment.
Hence, now that APDs having improved signal to noise ratios have been developed, they are becoming preferred to the PIN diode with preamp combination. Devices integrated together with output conditioning amplifiers and thermistors for temperature compensation are available.
In use, the APD must be fed from a source of supply voltage from a control circuit which is able to supply a stable supply voltage. Moreover, because the avalanche mechanism within the device is dependent upon its reverse bias voltage, the actual
I
voltage across the device must be kept substantially constant for accurate input level sensing and must be additionally regulated to compensate for temperature effects since the avalanche mechanism is temperature dependent also.
APDs can be damaged or destroyed through high current flow caused by strong incident light. The duration of this type of damaging optical overload condition can be as short as microseconds. In the case of a short over load condition, the APD might well be able to continue operation once normal conditions have been restored; however, its potentially damaged internal structure remains a reliability issue.
Since an APD intended for optical networking equipment is a high value component in itself and moreover may be very expensive to replace in the field, it is necessary to have some protection built into detection circuitry.
In the prior art a common solution is to place a high impedance resistor in series with the APD (as may be seen for example in Figure 1).
In figure 1 there is strewn the supply portion of a typical control circuit for an APD photodetector 10. The photodetector is fabricated as part of an integrated device 12, together with an output amplifier 11. The integrated device, 12 will typically include a thermistor (not shown) to sense the temperature of the device, such that temperature variations may be compensated by a further portion of the circuit, which is not shown in the figure. Detector 10 receives input light from a fibreoptic 16. The detector is supplied with a voltage from power amplifier 14 which is stabilized by a feedback resistor network Rf, Rg. Since there are typically wide variations in individual APD performances, the equipment is typically / individually calibrated and one way to do this is to drive the power amplifier by a digital to analog converter 15, which may be set to give the required multiplication factor from the individual diode present in the integrated package 12 by controlling the actual reverse bias voltage applied. Photodiode is protected by the inclusion of a series resistor Rs.
The operating current of the APD is typically between 1 and lO,uA. In the case of a look series resistor, the voltage drop across this resistor might be approximately for example 0.3V.
During an optical overload condition however, the current can ramp up to 0.5mA for a short period, causing the voltage across Rs to rise to several tens of volts, reducing the bias voltage across the APD and minimizing its power dissipation and thus affording some protection to the detector 10. Once the overload condition disappears, the current would return to its normal operating value.
Although offering protection, this arrangement itself has some drawbacks. It is not possible from the circuit to tell that an overload event has occurred and obviously not its magnitude or duration. This being the case, the reliability issue of a potentially damaged device remaining in service is still present.
Moreover, the protection is provided at the expense of circuit performance and complexity. Since the gain factor (M) depends on the reverse bias voltage of the APD, the voltage drop across the series resistor, Rs, will itself cause the actual gain factor to differ from the intended value. Even quite small variations in bias can cause significant amplification factor variations and the higher value of Rs the greater will be the voltage drop affecting the amplification delivered. Unfortunately, in order to achieve adequate protection, the value of Rs has to be / sufficiently high that the variation in amplification factor caused by the voltage drop across it requires compensation of the detector output, requiring that DAC 15 be driven hard.
The present invention provides a detection arrangement which does not exhibit the above drawbacks, and in particular a photodection arrangement including a photo detector; supply circuitry for biasing the detector into incident light sensitive conduction; a current sensing element in said supply circuitry to sense detector current, said element being selected such that its value is sufficiently low not to contribute a bias disruptive voltage drop due to said conduction of said detector; means for comparing said sensed current with a reference value; and means for removing said bias when said a reference value is exceeded, said a reference value being selected such that it represents onset of an overload of said detector.
Advantageously, the means for comparing comprises a comparator feeding a latch which is triggered upon an overload being applied to the detector. Moreover, the latch may control a switch which acts to disconnect or remove said supply to said detector.
Since the detector is protected by other means, the sense element may be a low value series resistor of a value too low to afford detector protection for example of the order of 500 ohms.
Preferably, the arrangement includes a microcontroller arranged to control the supply circuitry. The micro controller may be arranged to receive an interrupt upon the onset of overload and the to enter a wait routine to provide a delay before 1.
controlling the arrangement to resume normal operation for example by resetting the latch after said delay.
Advantageously, the microcontroller may monitor detector output and determine a suitable delay based upon logged values before the onset of overload.
In order that features and advantages of the present invention maybe further appreciated, any exemplary embodiment will now be described reference to the accompanying diagrammatic drawings of which: Figure 1 represents a prior art photodetector protection arrangement; and Figure 2 represents an arrangement in accordance with the present invention.
Figure 2 shows a photodetection arrangement in accordance with an embodiment of the present invention. As before in the prior art arrangement of Figure 1, an APD detector 10 in an integrated package 12 is fed from a power amplifier 40, the output of which is determined by a digital to analog converter 50 which is set to provide the required supply for the particular APD in the use. In Figure 2, where parts of the embodiment are equivalent to those of the prior art arrangement described with reference to figure 1, common reference numerals have been used.
The current through the APD is sensed by across series resistor by an instrumentation amplifier 21, which provides an output 28 proportional to the current through the detector 10 and therefore indicative of the light incident via fibreoptic 16.
The output of the amplifier is connected to a comparator 22, the other input of which is fed by a reference voltage 23. The comparator output feeds the clock input of a D-type flip-flop 24, which will trigger when the output of the instrumentation amplifier exceeds the reference voltage supplied to the comparator. The output of the flip-flop controls an analogue switch 25 which pulls down the input to the power amplifier 40 supplying the detector 10. When this switch is closed, the supply to the detector will be removed, effectively switching it off and thereby rendering it insensitive to any input at fibreoptic 16 and in particular to any overload input level that would have caused damage to the device 10 had it remained biased into operation by the power amplifier 14.
In the embodiment of Figure 2, the circuit senses the photo detector current and compares its value with the predetermined reference value. In the case of an overload condition, the photo current exceeds this reference value, causing the output of the comparator to change. The comparator triggers a Latch (D-Flip- Flop), which stores the overload event and also causes an interrupt of the system-controller (for example a programmed micro-controller, not shown) via an interrupt line 26, which stores the overload condition. The output of the latch now activates switch 25 to switch the power supply to the detector off to protect the APD. The system-controller can reset the latch via a line 27 connected to the rest input of the flip flop to allow for normal system operation after the external failure or overload input is removed.
It will be appreciated that the series sense resistor Rs of the embodiment of Figure 2 has a low value (for example 500 ohms) compared to the protection resistor of the prior art and may of itself have a value too low to afford device protection.
At typical operating currents of 1,uA to 5,uA the voltage drop across RSS yields 2.5mV maximum, and has the great advantage that ) it does not contribute to a significant change in gain factor of the APD. Hence the need for any compensation is removed.
In the case of an overload condition, (for example 0.5mA through the APD), the instrumentation amplifier, INA, converts the voltage across RS into an output current which is for example one tenth of the APD current.
The resistor Rovl is so calculated, that at the specified maximum APD current of 0.5mA, its voltage drop becomes equal to or larger than the comparator reference voltage, VREF. The comparator output changes from low to high, thus generating a positive edge trigger for the following D- type flip-flop. The high-level at the D-input is now latched to the Q- output of the flipflop, while the Set (S) and Reset (R) inputs are kept inactive.
The high Q-output closes the analog-switch between contacts A and B. thus connecting RDAC to ground. The output of the power amplifier drops to zero volts and the APD current ceases to flow. The voltage at Rove drops to zero, and the comparator output changes from high to low. This negative transition now triggers one of the low-active interrupt-inputs 26 of the micro controller.
An interrupt service routine of the micro-controller may now set off an external alarm as well as storing the fault event within the controller's memory. Once the fault condition is removed, the microcontroller may send a low-signal from its I/O via line 27 to the reset pin of the D-Flip Flop to clear the fault condition and to open the switch. From that moment onwards, normal operation of the circuit can proceed. /
This novel arrangement thus overcomes the drawbacks of the prior art: 1) by implementing a feedback loop that latches the over-current condition, and 2) by using a low-impedance resistor, that avoids compensation of the voltage drop at operating currents.
Yet it still provides improved protection for the detector.
In particular, it will be realised that the arrangement provides for the occurrence of an overloaded event to be both established and memorised as well as protecting the detector from that overload without the use of a high-value protection resistor which itself leads to changes in the game factor of the detector in normal opearation.
After logging the overload, the system may be put back into normal operation after for example a predetermined time established by a waiting loop run in the microcontroller. If the fault condition were still present, the arrangement would simply switch off again for an additional waiting time. Hence, the arrangement may be configured automatically to reconnect as soon as possible after the fault is cleared. By counting the number of waiting periods, the length that an overloading input was incident may be estimated. If changes in the sensed level at output 28 are converted and logged, they may be examined for activity immediately prior to onset of the fault and a suitable waiting delay may be chosen accordingly.
In service, overload events may be logged and maintenance planned if reliability is thought to have become compromised through excessive device damage exposure.
The apparatus is readily adapted into a test rig for photodetectors that may be characterized both in terms of gain factor and in terms of overload tolerance by allowing preset amounts of overload by altering the trigger point of the comparator.

Claims (12)

1. A photodection arrangement including a photo detector; supply circuitry for biasing the detector into incident light sensitive conduction; a current sensing element in said supply circuitry to sense detector current, said element being selected such that its value is sufficiently low not to contribute a bias disruptive voltage drop due to said conduction of said detector; means for comparing said sensed current with a reference value; and means for removing said bias when said a reference value is exceeded, said a reference value being selected such that it represents onset of an overload of said detector.
2. The arrangement of claim 1 wherein said means for comparing comprises a comparator feeding a latch which is triggered upon an overload being applied to the detector.
3. The apparatus claim 2 wherein the latch controls a switch which acts to disconnect or remove said supply to said detector.
4. The arrangement of any preceding claim, wherein the sense element is a low value series resistor of a value too low to afford detector protection.
5. The apparatus claim 4 wherein value is of the order of 500 ohms.
6. The arrangement of any preceding claim including a microcontroller arranged to control the supply circuitry, said microcontroller arranged to receive an interrupt upon the onset of overload and the to enter a wait routine to provide a delay before controlling the arrangement to resume normal operation
7. The arrangement of claim 6 in that it depends from any of claims 2 to 5 and wherein the microcontroller is arranged to reset the latch after said delay.
8. The arrangement of any claims 6 or claim 7 wherein the microcontroller monitors detector output and determines a suitable delay based upon logged values before the onset of overload. 2
9. The arrangement of any preceding claim configured as test apparatus for a photo detector.
10. The arrangement of any preceding claim, wherein the detector is an avalanche photo diode.
11. A photodetection arrangement substantially as hereindescribed with reference to Figure 2 of the drawings.
12. The material hereof in any inventive or novel combination.
GB0407556A 2003-04-03 2004-04-02 Improvements in or relating to photodetection Expired - Fee Related GB2400505B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GBGB0307721.1A GB0307721D0 (en) 2003-04-03 2003-04-03 Improvements in or relating to photodetection

Publications (3)

Publication Number Publication Date
GB0407556D0 GB0407556D0 (en) 2004-05-05
GB2400505A true GB2400505A (en) 2004-10-13
GB2400505B GB2400505B (en) 2006-08-30

Family

ID=9956126

Family Applications (2)

Application Number Title Priority Date Filing Date
GBGB0307721.1A Ceased GB0307721D0 (en) 2003-04-03 2003-04-03 Improvements in or relating to photodetection
GB0407556A Expired - Fee Related GB2400505B (en) 2003-04-03 2004-04-02 Improvements in or relating to photodetection

Family Applications Before (1)

Application Number Title Priority Date Filing Date
GBGB0307721.1A Ceased GB0307721D0 (en) 2003-04-03 2003-04-03 Improvements in or relating to photodetection

Country Status (2)

Country Link
US (1) US7196309B2 (en)
GB (2) GB0307721D0 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006063502A1 (en) * 2004-12-17 2006-06-22 Zte Corporation An optical-receiving module comprising an avalache photon diode with overload protection function

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5186546B2 (en) * 2010-11-12 2013-04-17 アンリツ株式会社 Photoelectric conversion circuit
CN105743340B (en) * 2014-12-10 2019-01-11 瑞昱半导体股份有限公司 The bias generating circuit of avalanche photodide and relevant control circuit
CN104535179B (en) * 2015-01-06 2016-09-28 山西大学 A kind of photodetector
US9780743B2 (en) 2015-10-22 2017-10-03 Google Inc. Light sensor readout system and method of converting light into electrical signals
US10305605B2 (en) * 2016-11-18 2019-05-28 Source Photonics (Chengdu) Co., Ltd. Optical receiver, optical transceiver comprising the same, and method of protecting a photodetector in the optical receiver with a transient event or a transient state determination
CN106786453B (en) * 2016-12-07 2019-09-17 深圳市共进电子股份有限公司 A kind of optical module APD protection circuit
CN106603051A (en) * 2016-12-08 2017-04-26 中国科学院上海高等研究院 Quenching resetting circuit of single photon avalanche diode

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5564452A (en) * 1978-11-08 1980-05-15 Fujitsu Ltd Photo receiver circuit
JPH03126335A (en) * 1989-10-11 1991-05-29 Nec Corp Optical reception circuit
FR2658605A1 (en) * 1990-02-16 1991-08-23 Schlumberger Ind Sa Photodetector device, especially for reflectometers

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1582850A (en) * 1968-03-29 1969-10-10
US5311451A (en) * 1987-11-06 1994-05-10 M. T. Mcbrian Company, Inc. Reconfigurable controller for monitoring and controlling environmental conditions
JP3766950B2 (en) * 1999-02-19 2006-04-19 富士通株式会社 APD bias circuit
US6535157B1 (en) * 2001-09-07 2003-03-18 Motorola, Inc. Low power cyclic A/D converter

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5564452A (en) * 1978-11-08 1980-05-15 Fujitsu Ltd Photo receiver circuit
JPH03126335A (en) * 1989-10-11 1991-05-29 Nec Corp Optical reception circuit
FR2658605A1 (en) * 1990-02-16 1991-08-23 Schlumberger Ind Sa Photodetector device, especially for reflectometers

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006063502A1 (en) * 2004-12-17 2006-06-22 Zte Corporation An optical-receiving module comprising an avalache photon diode with overload protection function

Also Published As

Publication number Publication date
GB2400505B (en) 2006-08-30
US7196309B2 (en) 2007-03-27
GB0407556D0 (en) 2004-05-05
US20050035275A1 (en) 2005-02-17
GB0307721D0 (en) 2003-05-07

Similar Documents

Publication Publication Date Title
US9046555B2 (en) Latching over-current protection circuit and method
US20070131847A1 (en) Optical detector
US6551065B2 (en) Fan protection device
US4525765A (en) Protective circuit for a switching transistor
US7196309B2 (en) Photodetection circuit
EP2479860B1 (en) Built-in test for an overvoltage protection circuit
JP2000037032A (en) Protection circuit of power converter
US9692229B2 (en) Shut-off circuits for latched active ESD FET
US20020145107A1 (en) Large current watchdog circuit for a photodetector
US4872080A (en) Protective circuit for a semiconductor laser
US20110233385A1 (en) Avalanche Photodiode Circuits
JP4998989B2 (en) Flame detection device
US8345398B2 (en) Integrated variable output power supply protection circuit
US4878034A (en) Digital protection circuit and method for linear amplifier
US5257156A (en) Turn-on transient overcurrent response suppressor
EP2003774A1 (en) Variable gain constant bandwidth trans-impedance amplifier for fiber optic rate sensor
JP2003533036A (en) Integrated integrated switching circuit for adjusting the emission power of laser diode
JPH09327123A (en) Power-supply protective circuit for lnb
US4682120A (en) Short circuit protection device for an integrated circuit and a load connected thereto
EP3185390A1 (en) Installation device with a time measurement circuit and method for measuring the past time between a first and a second event with a time measurement circuit
KR0131818Y1 (en) Low output voltage protection circuit
JP2505058B2 (en) Abnormality detection method in battery charging circuit
US8581633B2 (en) Analog peak hold circuits
US8431882B2 (en) Light-receiving circuit and semiconductor device having same
JP2000347702A (en) Element for current control

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20200402