GB2321989B - Redundancy circuitry for logic circuits - Google Patents

Redundancy circuitry for logic circuits

Info

Publication number
GB2321989B
GB2321989B GB9801182A GB9801182A GB2321989B GB 2321989 B GB2321989 B GB 2321989B GB 9801182 A GB9801182 A GB 9801182A GB 9801182 A GB9801182 A GB 9801182A GB 2321989 B GB2321989 B GB 2321989B
Authority
GB
United Kingdom
Prior art keywords
logic circuits
redundancy circuitry
redundancy
circuitry
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB9801182A
Other versions
GB2321989A (en
GB9801182D0 (en
Inventor
Cameron R Mcclintock
Andy L Lee
Richard G Cliff
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Altera Corp
Original Assignee
Altera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/982,297 external-priority patent/US6034536A/en
Application filed by Altera Corp filed Critical Altera Corp
Publication of GB9801182D0 publication Critical patent/GB9801182D0/en
Publication of GB2321989A publication Critical patent/GB2321989A/en
Application granted granted Critical
Publication of GB2321989B publication Critical patent/GB2321989B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17752—Structural details of configuration resources for hot reconfiguration
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/808—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a flexible replacement scheme
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H03K19/17744—Structural details of routing resources for input/output signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17756—Structural details of configuration resources for partial configuration or partial reconfiguration
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17764—Structural details of configuration resources for reliability

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
GB9801182A 1997-02-05 1998-01-20 Redundancy circuitry for logic circuits Expired - Fee Related GB2321989B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US3781697P 1997-02-05 1997-02-05
US4200497P 1997-04-16 1997-04-16
US08/982,297 US6034536A (en) 1997-02-05 1997-12-01 Redundancy circuitry for logic circuits

Publications (3)

Publication Number Publication Date
GB9801182D0 GB9801182D0 (en) 1998-03-18
GB2321989A GB2321989A (en) 1998-08-12
GB2321989B true GB2321989B (en) 2000-10-18

Family

ID=27365288

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9801182A Expired - Fee Related GB2321989B (en) 1997-02-05 1998-01-20 Redundancy circuitry for logic circuits

Country Status (1)

Country Link
GB (1) GB2321989B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE60003847T2 (en) * 1999-11-29 2004-05-27 Cellot Inc. UNIVERSAL DEVICE AND METHOD AND TOOLS FOR THEIR USE
US7185293B1 (en) 1999-11-29 2007-02-27 Cellot, Inc. Universal hardware device and method and tools for use therewith
US6600337B2 (en) 2000-04-26 2003-07-29 Altera Corporation Line segmentation in programmable logic devices having redundancy circuitry
US7111213B1 (en) 2002-12-10 2006-09-19 Altera Corporation Failure isolation and repair techniques for integrated circuits

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0351983A2 (en) * 1988-07-22 1990-01-24 Altera Corporation Programmable logic devices with spare circuits for use in replacing defective circuits

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0351983A2 (en) * 1988-07-22 1990-01-24 Altera Corporation Programmable logic devices with spare circuits for use in replacing defective circuits

Also Published As

Publication number Publication date
GB2321989A (en) 1998-08-12
GB9801182D0 (en) 1998-03-18

Similar Documents

Publication Publication Date Title
GB2348992B (en) Logic circuit
GB2311885B (en) Programmable logic array integrated circuits
GB2323175A8 (en) Power circuits
IL127401A0 (en) Coupled pll circuits
GB9721082D0 (en) Integrated circuit
GB2321989B (en) Redundancy circuitry for logic circuits
GB2307365B (en) Logic circuits
GB2276033B (en) Integrated circuits
GB9818895D0 (en) Integrated circuits
GB2318655B (en) Inverter circuits
GB2338573B (en) Modeling integrated circuits
GB2313725B (en) A circuit arrangement for a logic gate
GB2328096A8 (en) Laser-pulse-clocked double-quantum-dot logic circuits
HK1018134A1 (en) Logic circuits
GB2344008B (en) Circuit for sequential logic
GB9626773D0 (en) Logic driver circuit
GB9717826D0 (en) Detection circuits
GB2315927B (en) Interconnect arrangement for printed circuits
GB9714573D0 (en) Integrated circuits
GB9718556D0 (en) Driver Circuits
GB9903253D0 (en) Logic circuit
GB2325313B (en) Electronic circuits
GB9304362D0 (en) Logic circuits
GB9712177D0 (en) Low skew signal distribution for integrated circuits
GB2325072B (en) Programmable integrated circuits

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20170120