GB2288935A

GB2288935A - Data output buffer

Info

Publication number: GB2288935A
Application number: GB9513269A
Authority: GB
Inventors: Seung-Keun Lee; Choong-Keun Kwak; Chang-Rae Kim
Original assignee: Samsung Electronics Co Ltd
Current assignee: Samsung Electronics Co Ltd
Priority date: 1991-07-19
Filing date: 1992-03-10
Publication date: 1995-11-01
Anticipated expiration: 2012-03-10
Also published as: GB2288935B; GB9513269D0

Abstract

A data output buffer includes a data driving circuit composed of pull-up transistor 10 for responding to a first signal and pull-down transistor 11 for responding to a second signal, first control circuit 12 for regulating the slope of the first signal to be less steep after reaching the threshold of the pull-up transistor than before reaching the threshold of the pull-up transistor, and second control circuit 13 for regulating the slope of the second signal to be less steep after reaching the threshold of the pull-down transistor than before reaching the threshold of the pull-down transistor. Therefore, noise generated by the transition of the output signal of the data output buffer is reduced without affecting operation speed. A modification to the control circuits 12 and 13 is described (Fig 6). <IMAGE>

Description

DATA OUTPUT BUFFER The present invention relates to a data output buffer for a semiconductor memory device. Along with the high integration and high speed of semiconductor memory device comes the generation of noise in a chip, which causes malfunction thereof and lowers its reliability. There are many reasons for the generation of noise in a chip, but noise generated during data operation in a data output buffer is especially serious. The noise generated in data operations is due to sudden and drastic change of data from low logic states to high logic states and vice versa.

Accordingly, it is an object of the invention to provide a data output buffer for reducing noise by controlling the slope of its output signal when changing logic states.

There is thus provided a data output buffer comprising: a data driving circuit composed of pull-up means for responding to a first signal and pull-down means for responding to a second signal; and a control means for regulating the slope of said first signal to be less steep after reaching the threshold of said pull-up means than before reaching the threshold of said pull-up means.

There is further provided a data output buffer comprising: a data driving circuit composed of pull-up means for responding to a first signal and pull-down means for responding to a second signal; and control means for regulating the slope of said second signal to be less steep after reaching the threshold of said pull-down means than before reaching the threshold of said pull-down means.

There is further provided a data buffer comprising: a data driving circuit composed of pull-up means for responding to a first signal and pull-down means for responding to a second signal; first control means for regulating the slope of said first signal to be less steep after reaching the threshold of said pull-up means than before reaching the threshold of said pull-up means; and second control means for regulating the slope of said second signal to be less steep after reaching the threshold of said pull-down means than before reaching the threshold of said pull-down means.

There is further provided a data output buffer in a semiconductor device comprising: data buffer means for buffering data signals; inverted data buffer means for buffering inverted data signals; a data output driver having a pull-up transistor for responding to the output signal of said data buffer means and a pull-down transistor for responding to the output signal of said inverted data buffer means; a first control means for regulating the slope of the output signal of said data buffer means to be less steep after reaching the threshold of said pull-up transistor than before reaching the threshold of said pull-up transistor; and a second control means for regulating the slope of the output signal of said inverted data buffer means to be less steep after reaching the threshold of said pull-down transistor than before reaching the threshold of said pull-down transistor.

There is further provided a data output buffer for producing a logic level transition in its output in response to a logic level transition in its input, the buffer including control means for reducing the slope in a later portion of the output logic level transition relative to the slope in an earlier portion thereof.

The above object and other advantages of the present invention will become more apparent by describing in detail the preferred embodiment with reference to the attached drawings, in which: Fig. 1 shows a conventional data output buffer.

Figs. 2A and 2B are operational timing diagrams for describing the operation of the circuit shown in Fig. 1.

Fig. 3 schematically illustrates a data output buffer according to this invention.

Fig. 4 shows an embodiment of a data output buffer according to this invention.

Figs. SA and 5B are operational timing diagrams for describing the operation of the circuit shown in Fig. 4.

Fig. 6 shows another embodiment of a data output buffer according to this invention.

Before describing a data output buffer according to this invention, a description of a conventional data output buffer is given as follows, in reference with the accompanying drawings.

Fig. 1 shows a conventional data output buffer.

Here, a data pair D and D are output signals from a sense amplifier (not shown) and the output enable signal OE is a signal for enabling output of data pair D and D.

The data output buffer shown in Fig. 1 comprises: a data input buffer which consists of a NAND gate 1 receiving data D and output enable signal OE, an inverter 2 for inverting the output of NAND gate 1, an inverter 5 composed of a PMOS transistor 3 having a gate electrode receiving the output signal of inverter 2 and a source electrode applied with a voltage source Vcc and an NMOS transistor 4 also having a gate electrode receiving the output signal of inverter 2, a source electrode connected to a ground potential Vss, and a drain electrode connected to the drain electrode of PMOS transistor 3; an inverting data input buffer which consists of a NAND gate 6 receiving inverted data D and output enable signal OE, and an inverter 9 composed of a PMOS transistor 7 having a gate electrode receiving the output signal of NAND gate 6, a source electrode applied with voltage source Vcc, and an NMOS transistor 8 having a gate electrode receiving the output signal of NAND gate 6, a source electrode connected to a ground potential Vss, and a drain electrode connected to the drain electrode of PMOS transistor 7; and a data output driver consisting of a PMOS transistor 10 having a gate electrode receiving the output signal DOP of the inverter 5 and a source electrode applied with voltage source Vcc and an NMOS transistor 11 having a gate electrode receiving the output signal DON of inverter 9, a source electrode connected to ground potential Vss, and a drain electrode connected to the drain electrode of PMOS transistor 10 and generating data output signal Dout through the common node between NMOS transistor 11 and PMOS transistor 10.

FIG. 2A is an operational timing diagram for describing the operation of the circuit shown in Fig. 1 when data D transits from logic low to logic high. The above output enable signal OE is assumed to be high.

The logic high data D transits to logic low through NAND gate 1 and transits again to a logic high through inverter 2. This turns on NMOS transistor 4 of inverter 5, pulling down output signal DOP.

The data input buffer inverts a logic high data D to a logic low through NAND gate 1, inverts the logic low signal back to a logic high signal D through inverter 2, and outputs a logic low output signal DOP by inverting the logic high signal through inverter 5. At the same time, output signal DON of inverted data input buffer also becomes low. The logic low output signal DOP turns on PMOS transistor 10 of the data output driver, while the logic low output signal DON turns off NMOS transistor 11. This results in data output buffer signal Dout being a logic high signal.

Here, data D is delayed and outputted by the respective gate delay times of NAND gate 1, inverter 2, inverter 5, and the gates of the data output driver.

Fig. 2B is an operational timing diagram for describing the operation of the circuit shown in Fig. 1 when the inverted data D transits from low level to high level. Here again, output enable signal OE is assumed to be high level signal.

The inverting data input buffer inverts inverted data D of a high level to a logic low level signal through NAND gate 6, inverts the logic low level signal D through inverter 9, outputting a logic high level output signal DON. At the same time, the output signal DOP of data input buffer 5 also becomes high. The logic high level output signal DON turns on NMOS transistor 11 of the data output driver, while the logic high level output signal DOP turns off PMOS transistor 10, changing data output signal Dout to be a logic low signal.

Here, inverted data D is delayed and outputted by the respective gate delay times of NAND gate 6, inverter 9, and the gates of the data output driver.

Therefore, as shown in Fig. 2A and Fig. 2B, when output signal DOP of inverter 5 transits from high level to low level or when output signal DON of inverter 9 transits from low level to high level, because the voltage swings of output signals DOP and DON and their corresponding slopes are large, the slope of data output signal Dout changing from low to high or vice versa through the large channel of PMOS transistor 10 or NMOS transistor 11 of the data output driver is steep, which results in the generation of noise. This noise causes malfunction in the chip, and lowers reliability.

Here, the slopes of output signals DOP and DON are determined by the degree to which the channels of the pull-down transistor 4 of inverter 5 and pull-up transistor 7 of inverter 9, respectively, are opened.

The description of a data output buffer according to this invention in reference with the accompanying diagrams is as follows.

Fig. 3 illustrates the concept of a data output buffer according to this invention. In Fig. 3, a data output buffer according to this invention further comprises, as compared with the circuit shown in Fig.l, a first control means A connected to the output terminal of inverter 2 and the source electrode of NMOS transistor 4, for delaying the transition of output signal DOP of inverter 5 during a transition from high to low, and a second control means B connected to the output terminal of NAND gate 6 and the source electrode of PMOS transistor 7, for delaying the transition of output signal DON of inverter 9 during a transition from low to high.

Fig. 4 illustrates an embodiment of the data output buffer according to this invention. In Fig. 4, a first control means 12 comprises a first delay means 12A and a first slope control means 12B The first delay means 12A comprises a first inverter 14 receiving an output signal Dd from inverter 2, and second and third inverters 15 and 16 all connected in series with the first inverter 14. The first slope control means 12B comprises a first NMOS transistor 17 having a gate electrode applied with an output signal S3 from third inverter 16, a source electrode connected to a ground potential Vss, and a drain electrode connected to the source electrode of an NMOS transistor 4, and a second NMOS transistor 18 having a gate electrode applied with a voltage source Vcc and a drain and source electrodes connected respectively to the drain and source electrodes of first NMOS transistor 17. Here, second NMOS transistor 18 operates as a constant current source.

A second control means 13 comprises a second delay means 13A and a second slope control means 13B. Second delay means 13A comprises a fourth inverter 19 receiving an output signal Dd from NAND gate 6, and fifth and sixth inverters 20 and 21 all connected in series to the fourth inverter 19. The second slope control means 13B comprises a first PMOS transistor 22 having a gate electrode applied with an output signal s6 from sixth inverter 21, a source electrode applied with a voltage source Vcc,and a drain electrode connected to the source electrode of a PMOS transistor 7, and a second PMOS transistor 23 having a gate electrode applied with a ground potential Vss and a drain and source electrodes connected respectively with the drain and source electrodes of first PMOS transistor 22. Here, second PMOS transistor 23 operates as a constant current source.

Also, the number of inverters constituting the first and second delay means in the above constitution may vary according to the characteristics of the memory devices as well as the devices constituting the first and second control means.

Fig. 5A is an operational timing diagram for describing the operation of the circuit shown in Fig. 4 when data D undergoes a transition from low to high.

Here, output enable signal OE above is again assumed to be high.

In Fig. 5A, when output signal Dd goes from low level to high level, NMOS transistor 4 turns on. At this time, since first and second NMOS transistors 17 and 18 of first slope control means 12B become on, output signal DOP falls to a logic low level. Meanwhile, first delay means 12A delays signal Dd for a predetermined time Td, while lowering output signal S3 to a logic low, which turns off first NMOS transistor 17 and delays the falling transition of output signal DOP to a logic low level.

Here, the falling transition of output signal DOP proceeds as rapidly as in conventional cases, until the conduction of PMOS transistor 10. However, after the conduction of PMOS transistor 10, first NMOS transistor 17 is in an "OFF" state, resulting in the output signal's slow fall to a logic low state. Accordingly, after PMOS transistor 10 is turned on, output signal Dout rises slowly to a logic high state.

Fig. 5B is an operational timing diagram for describing the operation of the circuit shown in Fig. 4 when inverted data D undergoes a transition from low to to high. Here, it is still assumed that output enable signal OE is high.

In Fig. SB, if output signal Dd falls from high to low, PMOS transistor 7 turns on. At this time, since first and second PMOS transistors 22 and 23 of second slope control means 13B are on, output signal DON rises to a logic high level. Meanwhile, second delay means 13A delays signal Dd for a specified time Td, and delays the rising transition of output signal DON to a logic high level by turning on first PMOS transistor 22.

Here, the rising transition of signal DON proceeds as rapidly as in conventional cases until NMOS transistor 11 is turned on (that is, until time T1 or T2). However, after NMOS transistor 11 is turned on, first PMOS transistor 22 is turned off, resulting in the output signal's slow rise to a logic high state.

Accordingly, after NMOS transistor 11 is turned on, data output buffer signal Dout falls slowly to a logic low state.

Fig. 6 shows another embodiment of a data output buffer according to this invention. In Fig. 6, a first slope control means further comprises, as compared with the circuit of Fig. 4, a third PMOS transistor 24 having a gate electrode connected to the output terminal of a second inverter 15 and a drain and source electrodes are connected respectively to the source and drain electrodes of first NMOS transistor 17.

Further, a second slope control means further comprises, as compared with the circuit of Fig. 4, a third NMOS transistor 25 having a gate electrode connected to the output terminal of a fifth inverter 20 and a drain and source electrodes connected respectively to the source and drain electrodes of first PMOS transistor 22.

Here, the transition slopes of output signals DOP and DON become less steep by making the blocking of the first NMOS transistor and third PMOS transistor pair and that of the first PMOS transistor and third NMOS transistor pair earlier than the specified time.

Therefore, for the falling transition of output signal DOP and the rising transition of output signal DON, a data output buffer according to this invention maintains the same speed as in conventional data output buffer, until PMOS transistor 10 and NMOS transistor 11 are turned on, but allows slow changes afterwards, so that noise is reduced without affecting operation speed.

Also, if the voltage source is high and ambient temperature is low, the delay operation of the above first and second delay means proceeds rapidly, so that the transition slopes of output signals DOP and DON become less steep than when the voltage source is low and ambient temperature is high. In addition, the number of elements constituting the above first and second delay means as well as the constitution of the first and second control means, ' may vary within the limits of the technical ideas relevant to this invention.

Claims

CLAIMS:

1. A data output buffer comprising: a data driving circuit composed of pull-up means for responding to a first signal and pull-down means for responding to a second signal; and a control means for regulating the slope of said first signal to be less steep after reaching the threshold of said pull-up means than before reaching the threshold of said pull-up means.

2. A data output buffer as claimed in claim 1, wherein said control means comprises: a pull-up transistor responding to a data signal; a pull-down transistor also responding to said data signal; delay means for receiving and delaying said data signal; and slope control means connected in series with said pull-down transistor and responding to the output signal of said delay means and regulating the slope of said first signal.

3. A data output buffer as claimed in claim 2, wherein said delay means comprises serially-connected first, second and third inverters receiving said data signal.

4. A data output buffer as claimed in claim 3, wherein said slope control means comprises: a first NMOS transistor having a gate electrode receiving the output signal of said delay means, a drain electrode connected to the source electrode of said pulldown transistor and a source electrode connected to the ground potential; and a second NMOS transistor having a gate electrode applied with a voltage source, and a drain electrode and a source electrode respectively connected to the drain electrode and source electrode of said first NMOS transistor.

5. A data output buffer as claimed in claim 4, wherein said slope control means further comprises a PMOS transistor having a gate electrode receiving the output signal of said second inverter, a drain electrode and a source electrode respectively connected to the source electrode and drain electrode of said first NMOS transistor.

6. A data output buffer comprising: a data driving circuit composed of pull-up means for responding to a first signal and pull-down means for responding to a second signal; and control means for regulating the slope of said second signal to be less steep after reaching the threshold of said pull-down means than before reaching the threshold of said pull-down means.

7. A data output buffer as claimed in claim 6, wherein said control means comprises: a pull-up transistor responding to a data signal; a pull-down transistor also responding to said data signal; delay means for receiving and delaying said data signal; and slope control means connected in series with said pull-up transistor and responding to the output signal of said delay means and regulating the slope of said second signal.

8. A data output buffer as claimed in claim 7, wherein said delay means comprises three seriallyconnected inverters receiving said data signal.

9. A data output buffer as claimed in claim 8, wherein said slope control means comprises: a first PMOS transistor having a gate electrode receiving the output signal of said delay means and a drain electrode connected to the source electrode of said pull-up transister and a source electrode applied with a voltage source; and a second PMOS transistor having a gate electrode connected to ground potential and a drain electrode and source electrode respectively connected to the drain electrode and source electrode of said first PMOS transistor.

10. A data output buffer as claimed in claim 9, wherein said slope control means further comprises a NMOS transistor'having a gate electrode receiving the output signal of said second inverter, and a drain electrode and a source electrode respectively connected to the source electrode and the drain electrode of said first PMOS transistor.

11. A data output buffer comprising: a data driving circuit composed of pull-up means for responding to a first signal and pull-down means for responding to a second signal; first control means for regulating the slope of said first signal to be less steep after reaching the threshold of said pull-up means than before reaching the threshold of said pull-up means; and second control means for regulating the slope of said second signal to be less steep after reaching the threshold of said pull-down means than before reaching the threshold of said pull-down means.

12. A data output buffer as claimed in claim 11, wherein said first control means comprises: a first pull-up transistor responding to a data signal; a first pull-down transistor responding to said data signal; first delay means for receiving and delaying said data signal; and first slope control means connected in series with said first pull-down transistor and responding to the output signal of said first delay means and regulating the slope of said first signal.

13. A data output buffer as claimed in claim 12, wherein said first delay means comprises seriallyconnected first, second and third inverters receiving said data signal.

14. A data output buffer as claimed in claim 13, wherein said first slope control means comprises: a first NMOS transistor having a gate electrode receiving the output signal of said delay means and a drain electrode connected to the source electrode of said first pull-down transistor and a source electrode connected to the ground potential; and a second NMOS transistor having a gate electrode applied with a voltage source and a drain electrode and a source electrode respectively connected to the drain electrode and surce electrode of said first NMOS transistor.

15. A data output buffer as claimed in claim 14, wherein said first slope control means further comprises a first PMOS transistor having a gate electrode receiving the output signal of said second inverter and a source electrode and a drain electrode respectivey connected to the drain electrode and source electrode of said first NMOS transistor.

16. A data output buffer as claimed in claim 15, wherein said second control means comprises: a second pull-up transistor responding to a data signal; a second pull-down transistor responding to said data signal; second delay means for receiving and delaying the input of said data signal; and second slope control means connected in series with said pull-up transistor responding to the output signal of said second delay means and regulating the slope of said second signal.

17. A data output buffer as claimed in claim 16, wherein said second delay means comprises seriallyconnected fourth, fifth and sixth inverters receiving said data signal.

18. A data output buffer as claimed in claim 17, wherein said second slope control means comprises: a second PMOS transistor having a gate electrode receiving the dutput signal of said delay means and a drain electrode connected to the source electrode of said second pull-up transistor and a source electrode applied with a voltage source; and a third PMOS transistor having a gate electrode applied with a ground potential and a drain electrode and a source electrode respectively connected to the drain electrode and source electrode of said second PMOS transistor.

19. A data output buffer as claimed in claim 18 wherein said second slope control means further comprises a third NMOS transistor having a gate electrode receiving the output signal of said fifth inverter and a drain electrode and a source electrode respectively connected to the source electrode and drain electrode of said second PMOS transistor.

20. A data output buffer in a semiconductor device comprising: data buffer means for buffering data signals; inverted data buffer means for buffering inverted data signals; a data output driver having a pull-up transistor for responding to the output signal of said data buffer means and a pull-down transistor for responding to the output signal of said inverted data buffer means; a first control means for regulating the slope of the output signal of said data buffer means to be less steep after reaching the threshold of said pull-up transistor than before reaching the threshold of said pull-up transistor; and a second control means for regulating the slope of the output signal of said inverted data buffer means to be less steep after reaching the threshold of said pulldown transistor than before reaching the threshold of said pull-down transistor.

21. A data output buffer as claimed in claim 20, wherein said data buffer means comprises: a first logic means responding toa specified control signal and for buffering said data signal; a first pull-up transistor responding to the output signal of said first logic means; a first pull-down transistor responding to the output signal of said first logic means.

22. A data output buffer as claimed in claim 21, wherein said first control means comprises: first delay means for receiving and delaying said data signal; and first slope control means connected in series with said first pull-down transistor and responding to the output signal of said first delay means and regulating the slope of said first signal.

23. A data output buffer as claimed in claim 22, wherein said first delay means comprises seriallyconnected first, second and third inverters receiving said data signal.

24. A data output buffer as claimed in claim 23, wherein said first slope control means comprises: a first NMOS transistor having a gate electrode receiving the output signal of said delay means and a drain electrode connected to the source electrode of said first pull-down transistor and a source electrode connected to the ground potential; and a second NMOS transistor having a gate electrode applied with a voltage source and a drain electrode and a source electrode respectively connected to the drain electrode and surce electrode of said first NMOS transistor.

25. A data output buffer as claimed in claim 24, wherein said first slope control means further comprises a first PMOS transistor having a gate electrode receiving the output signal of said second inverter and a source electrode and a drain electrode respectivey connected to the drain eec'trode and source electrode of said first NMOS transistor.

26. A data output buffer as claimed in claim 25, wherein said inverted data buffer means comprises: a second logic means responding to said specified control signal and for buffering said inverted data signal; a second pull-up transistor responding to the output signal of said second logic means; and a second pull-down transistor responding to the output signal of said second logic means.

27. A data output buffer as claimed in claim 26, wherein said second control means comprises: a second delay means for receiving and delaying the input of said data signal; and second slope control means connected in series with said second pull-up transistor responding to the output signal of said second delay means and regulating the slope of said second signal.

28. A data output buffer as claimed in claim 27, wherein said second delay means comprises seriallyconnected fourth, fifth and sixth inverters receiving said data signal.

29. A data output buffer as claimed in claim 28, wherein said second slope control means comprises: a second PMOS transistor having a gate electrode receiving the output signal of said delay means and a drain eectrode connected to the source electrode of said second pull-up transistor and a source electrode applied with a voltage source; and a third PMOS transistor having a gate electrode applied with a ground potential and a drain electrode and a source electrode respectively connected to the drain electrode and source electrode of said second PMOS transistor.

30. A data output buffer as claimed in claim 29, wherein said second slope control means further comprises a third NMOS transistor having a gate electrode receiving the output signal of said fifth inverter and a drain electrode and a source electrode respectively connected to the source electrode and drain electrode of said second PMOS transistor.

31. A data output buffer for producing a logic level transition in its output in response to a logic level transition in its input, the buffer including control means for reducing the slope in a later portion of the output logic level transition relative to the slope in an earlier portion thereof.

32. A data output buffer substantially as hereinbefore described with reference to Figures 3 to 6 of the accompanying drawings.