GB2243232A - DRAM column address latching technique - Google Patents
DRAM column address latching technique Download PDFInfo
- Publication number
- GB2243232A GB2243232A GB9107127A GB9107127A GB2243232A GB 2243232 A GB2243232 A GB 2243232A GB 9107127 A GB9107127 A GB 9107127A GB 9107127 A GB9107127 A GB 9107127A GB 2243232 A GB2243232 A GB 2243232A
- Authority
- GB
- United Kingdom
- Prior art keywords
- address
- column
- signal
- column address
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4082—Address Buffers; level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4087—Address decoders, e.g. bit - or word line decoders; Multiple line decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Abstract
Address transition detectors 7i, 7j detect the presence of a stable column address signals Ai, Aj only in the presence of a column address strobe signal CAS. When all address signals are shown to be stable 8 the signals Ai, Aj are latched 6i, 6j and decoded in Y-decoder 10 to allow selection of an addressed bit line 2. By using CAS to enable detection of column address transitions race hazards, such as the decoding of a changing address. are avoided. In an alternative (figure 2) address latches 6i, 6j are enabled by their respective address transition detectors 7i, 7j. <IMAGE>
Description
DRAM COLUMN ADDRESS LATCHING TECHNIQUE
FIELD OF THE INVENTION:
This invention relates to semiconductor memories, and in particular to a method and apparatus for latching the column address in a dynamic random access (DRAM) memory.
BACKGROUND THE I#ENTION: DRAMs are comprised of word lines (rows) and column lines (columns), and bit charge retaining cells adjacent the intersections of the rows and columns. By addressing a row and a column, a memory cell can be read or written to. The present invention concerns the circuitry used to address a column.
Typically a read cycle of the DRAM involves charging a bit line to one-half logic level, dumping the charge stored in a memory cell on the bit line, sensing the charge on the bit line raising it to full logic level and restoring the memory cell, and connecting the bit line carrying full logic level to a data bus. The internal column cycle is usually started by detecting the presence of a stable column address in an address transition detection ATD circuit.
DES$R#PTION OF THE PRIOR ART:
In DRAM column address circuitry, particularly using a fast page mode or static column mode, ATD circuits are used to start internal column cycles. In DRAM, using static column mode, a stable address triggers a sequence of events which results in the completion of a read cycle. In a fast page mode DRAM, a stable address triggers a sequence of events which results in the completion of read cycle resulting in data waiting at an interval data output buffer until the falling edge of a column select (/CAS) signal, when the read data is applied to the output pin.In either case address transition detection provides the indication of the presence of a stable column address, and is used to complete the internal memory cycle. only the final step of enabling a data output buffer is controlled by the
CAS signal, in a DRAM using fast page mode.
In DRAM circuits, the address transition detection circuits and column address latches are separately controlled. Latches receiving the column addresses receive the signals which propagate freely to internal circuitry until the falling edge of the /CAS signal. ATD circuitry must quickly disable on going column cycles before a new address can propagate through an address decoder. Thus it is necessary for the ATD circuitry to be faster than the address decoders; the need to have a slower address path essentially limits address time of the memory data.
In addition, because the ATD circuitry operates separately from the address decoding and latching path, race conditions exist. if an address transition occurs close to the time of the falling edge of the /CAS signal, one of two problems arise.
If the address transition detector is disabled before the address latch, no column cycle for the new address is created. The new address is then only used for data output path multiplexing, and incorrect data is read. The other problem occurs when column address inputs change too late to be latched, but still trigger the transition detector and a new column cycle. The result is unnecessary delay of the data output.
SUMMARY OF THE INVENTION:
The present invention substantially eliminates the aforenoted problems. In the fast page mode, the ATD circuitry is disabled on the falling edge of /CAS, which in turn prevents new addresses from being latched. This solves the problem of having a fast ATD path and a slow address path because address latch enable and column cycle disable functions are controlled by the same signal.
Operation is more consistent since any address transition that activates the ATD is also latched.
Since there is no need to slow down the column address signal path to ensure correct operation, the memory addressing speed is increased.
Because there is no race between the ATD disable and address latch disable signals on the falling edge of the /CAS signal, the circuit has significantly increased reliability.
Consistent response to column address inputs is achieved by controlling the column address latch with the summed ATD (address present) signal.
In accordance with an embodiment of the invention, a method of addressing columns in a dynamic random access memory (DRAM) is comprised of the steps of receiving column select and column address input signals, enabling detection and indication, by generation of an indication signal, of the presence of each stable column address input signal upon the presence of a column select signal, summing the indication signals, and operating a latch by each of the column address input signals whereby a
DRAM column can be addressed upon enabling by the summed indication signals, whereby said latching is not enabled without a first indication of the presence of a stable column address and whereby the first indication is prevented without the earlier presence of a column select signal.
In accordance with another embodiment, a dynamic random access memory (DRAM) having row lines (rows) and column lines (columns), memory cells associated with the rows and columns, and apparatus for addressing the columns, is comprised of apparatus for receiving DRAM column select and column address input signals, apparatus for enabling detection and indication, by generating an indication signal, of the presence of each stable column address input signal, upon the presence of a column address signal, apparatus for summing the indication signal, and apparatus for latching each of the column address input signals whereby a DRAM column can be addressed upon enabling by the summed indication signals.
In accordance with another embodiment, a dynamic random access memory (DRAM) having row lines (rows) and column lines (columns) memory cells associated with the rows and columns, and apparatus for addressing the columns whereby at least one memory cell of a row of memory cells can be read or written, is comprised of column address signal inputs, column address latches each connected to one of the inputs for receiving column address signals and outputting a column enable signal, address transition detection circuits each having an input connected to one of the inputs for receiving the column address signals, for detecting stable address signal inputs and outputting stable address present confirmation (ATD) signals, a chip select (/CAS) signal input connected to enable inputs of each of the address transition detection circuits, an AND gate having inputs connected to the outputs of the address transition detection circuits for receiving the ATD signals, and enable inputs of each of the latches connected to an output of a corresponding column address detection circuit, whereby upon receipt of a new column address input signal, latching thereof into a corresponding column address latch is not enabled to store the new column address input signal until a /CAS signal has changed to a level enabling the address transition detection circuitry to receive and detect the new address input signal.
BRIEF INTRODUCTION TO THE DRAWINGS:
A better understanding of the invention will be obtained by reference to the detailed description below, in conjunction with the following drawings, in which:
Figure 1 is a block diagram of an embodiment of the present invention, and
Figure 2 is a block diagram of another embodiment of the present invention.
DETAIL DESCRIPTTON OF THE INVENTION:
Figure 1 illustrates a word line 1 and a bit line 2 in an array of word lines and bit lines in a dynamic random access memory (DRAM) of well known construction. Adjacent each word line and bit line intersection is a memory cell comprised of a bit storage charging capacitor 3 which is in series with the source-drain circuit of a field effect transistor 4. The gate of transistor 4 is connected to the word line.
The bit line 2 is connected to a data bus 5 through the source-drain circuit of an access field effect transistor 6, whose gate is labelled yi.
Also associated with the bit line is precharge circuitry, sensing circuitry, etc., not shown. The bit line and its associated circuitry is referred to below alternatively as a column line or column. Operation of the memory to transfer charge to a bit line and to establish full logic level thereon is well known.
In the present invention, in a typical cycle to read the logic level on the bit line 2, a logic signal is applied to the gate of transistor 6, which conducts, transferring the logic level on the bit line to the data bus 5. The signals on leads y#.. y# are provided by logic levels at the outputs of
Y address decoders 10, which have their inputs connected to the outputs of latches 61...6~. These signals are produced upon receipt of address signals from address inputs Ai...Ajw Latching of the address inputs to latches 6i...6j is enabled upon receipt of an enable signal at enable (EN) inputs of latches 6i. ..6j.
The address input signals A#.. .Aj are also applied to the inputs of address transition detection circuits 7ì~7 > An ATD circuit will be found in a paper entitled @'Two 13-ns 64K CMOS SRAM'S With Very Low Active Power and Improved Asynchronous
Circuit Techniques", by Stephen T. Flannigan et al, in the XEEE Journal of Solid-State Circuits, vol. SC21, No. 5, October 1986, pp. 692-703. However other
ATD circuits are known. An ATD circuit detects the presence of a stable address.
Enable (EN) inputs of the ATD circuits 7iw 7; are connected to an /CAS (column select) input the signal of which is provided by a microprocessor operating the memory, in a well known manner. This input signal indicates that a column select cycle should begin. A high logic level /CAS signal enables the ATD circuit to operate.
The outputs of the ATD circuits are connected to the inputs of an AND gate 8. The output of the AND gate is connected to the enable inputs of latches Xl...6j, and also to the input of a control circuit circuit 9 for a Y address decoder 10. The output of control 9 is connected to the enable EN inputs of address decoders 10, for enabling or disabling column decoding.
In operation, a column select high level signal is received on the /CAS input, enabling the
ATD circuits. An address Ai, A3 is received, which is presented to one of the inputs of an ATD circuit 7L , .7 j, and to the inputs of latches 6i.,.6j. Since an ATD circuit has been enabled, it detects the presence of a stable address, and provides a logic signal to the input of AND gate 8. This causes an enable signal to be applied to the latches 6..
allowing whichever has received an address input to latch and outputting an enable signal to the gate of transistor 6, enabling of transistor 6 and the resulting reading or writing of a bit line to the data bus 5.
However, at the falling edge of PICAS, the
ATD circuits 7i 7j are inhibited. The ATD circuits will thus not indicate the presence of address signals, inhibiting the latches 6j.. . 6j. This prevents new addresses from being latched.
As a result the race conditions are eliminated. A slow address path is not required because the address latch enable and the column cycle disable (the output signal of NAND gate which controls the column cycle) are controlled by the same signal. Rather than having two paths, an ATD column address disable/enable path and a separate column address path, and the requirement of a slow address path, the two paths are locked together with controlled timing. A speeded up address path without uncertainties caused by race conditions is thus achieved.
Figure 2 illustrates another embodiment of the invention. The ATD circuits are connected to the /CAS, Ai and Aj inputs as with the embodiment of
Figure 1, and the inputs to latches 61 and 6 are citilarly connected to the address inputs Ai and Aj.
However in this case each latch is enabled from the output of a corresponding ATD circuit, rather than from the output of AND gate 8 as in the embodiment of
Figure 1. The outputs of the ATD circuits 71 and are connected to the inputs of AND gate 15, the output of which is connected to the input of control 9, as in the embodiment of Figure 1.
The output of each latch is connected to the input of Ay address decoder 10, and the output of control 9 is connected to the enable EN input of address decoder 10. The remaining elements 1-3, 5 and 6 are the same as in the embodiment of Figure 1.
In this case, the local ATD signal enables the corresponding latch. The summed output signal of the ATD circuits are used in this embodiment only as a column cycle control signal, rather than an enable signal as in the embodiment of
Figure 1. This circuit improves column address set up time.
A person understanding this invention may now conceive of alternative structures and embodiments or variations of the above. All of those which fall within the scope of the claims appended hereto are considered to be part of the present invention.
Claims (6)
1. A dynamic random access memory (DRAM) having row lines (rows) and column lines (columns), memory cells associated with the rows and columns, and means for addressing the columns comprising:
(a) means for receiving DRAM column select and column address input signals,
(b) means for enabling detection and indication, by generating an indication signal, of the presence of each stable column address input signal, upon the presence of a column address signal,
(c) means for logically ANDing said indication signals, and
(d) means for latching each of said column address input signals by said logically ANDed indication signals whereby a DRAM column can be addressed upon enabling by said logically ANDed indication signals.
2. A dynamic random access memory (DRAM) having row lines (rows) and column lines (columns), memory cells associated with the rows and columns, and means for addressing the columns whereby at least one memory cell of a row of memory cells can be read or written, comprising:
(a) column address signal inputs,
(b) column address latches each connected to one of said inputs for receiving column address signals and outputting a column enable signal,
(c) address transition detection circuits each having an input connected to one of said inputs for receiving said column address signals, for detecting stable address signal inputs and outputting stable address present confirmation (ATD) signals,
(d) a chip select (/CAS) signal input connected to enable inputs of each of said address transition detection circuits, and (e) an AND gate having inputs connected to the outputs of said address transition detection circuits for receiving said ATD signals and having an output connected to enable inputs of said latches,
whereby upon receipt of a new column address input signal, latching thereof into a corresponding column address latch is not enabled to store said new column address input signal until a /CAS signal has charged to a level enabling said address transition detection circuitry to receive and detect said new address input signal.
3. A method of addressing columns in a dynamic random access memory (DRAM) comprising the steps of:
(a) receiving column select and column address input signals,
(b) enabling detection and indication by generation of an indication signal of the presence of each stable column address input signal, upon the presence of a column select signal,
(c) operating a latch by each of said column address input signals whereby a DRAM column can be addressed upon enabling of a column decode control by said hummed indication signals,
whereby said latching is not enabled without a first indication of the presence of a stable column address and whereby said first indication is preventing without the earlier presence of a column select signal.
4. A dynamic random access memory (DRAM) having row lines (rows) and column lines (columns), memory cells associated with the rows and columns, and means for addressing the columns whereby at least one memory cell of a row of memory cells can be read or written, comprising::
(a) column address signal inputs,
(b) column address latches each connected to one of said inputs for receiving column address signals and outputting a column enable signal,
(c) address transition detection circuits each having an input connected to one of said inputs for receiving said column address signals, for detecting stable address signal inputs and outputting stable address present confirmation (ATD) signals,
(d) a chip select (/CAS) signal input connected to enable inputs of each of said address transition detection circuits,
(e) an AND gate having inputs connected to the outputs of said address transition detection circuits for receiving said ATD signals, and
(f) enable inputs of each of said latches connected to an output of a corresponding column address detection circuit,
whereby upon receipt of a new column address input signal, latching thereof into a corresponding column address latch is not enabled to store said new column address input signal until a /CAS signal has charged to a level enabling said address transition detection circuitry to receive and detect said new address input signal.
5. A DRAM according to claim 1 or 2 or 4 substantially as herein described with reference to and as shown in Fig. 1 or
Fig. 2 of the accompanying drawings.
6. A method according to claim 3, substantially as herein described with reference to and as shown in Fig. 1 or
Fig. 2 of the accompanying drawings.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US07/680,993 US5305283A (en) | 1990-04-06 | 1991-04-05 | Dram column address latching technique |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB909007795A GB9007795D0 (en) | 1990-04-06 | 1990-04-06 | Dram column address latching technique |
| US07/680,993 US5305283A (en) | 1990-04-06 | 1991-04-05 | Dram column address latching technique |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| GB9107127D0 GB9107127D0 (en) | 1991-05-22 |
| GB2243232A true GB2243232A (en) | 1991-10-23 |
Family
ID=26296907
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB9107127A Withdrawn GB2243232A (en) | 1990-04-06 | 1991-04-05 | DRAM column address latching technique |
Country Status (1)
| Country | Link |
|---|---|
| GB (1) | GB2243232A (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4405996A (en) * | 1981-02-06 | 1983-09-20 | Rca Corporation | Precharge with power conservation |
| WO1987000960A1 (en) * | 1985-08-05 | 1987-02-12 | Motorola, Inc. | Bit line precharge on a column address change |
-
1991
- 1991-04-05 GB GB9107127A patent/GB2243232A/en not_active Withdrawn
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4405996A (en) * | 1981-02-06 | 1983-09-20 | Rca Corporation | Precharge with power conservation |
| WO1987000960A1 (en) * | 1985-08-05 | 1987-02-12 | Motorola, Inc. | Bit line precharge on a column address change |
Also Published As
| Publication number | Publication date |
|---|---|
| GB9107127D0 (en) | 1991-05-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6343036B1 (en) | Multi-bank dynamic random access memory devices having all bank precharge capability | |
| EP0213395B1 (en) | Semiconductor memory with static column decode and page mode addressing capability | |
| US6438063B1 (en) | Integrated circuit memory devices having selectable column addressing and methods of operating same | |
| US4586167A (en) | Semiconductor memory device | |
| KR920001758B1 (en) | Pseudo-static memory device having internal self refresh circuit | |
| US7466623B2 (en) | Pseudo SRAM capable of operating in continuous burst mode and method of controlling burst mode operation thereof | |
| EP0303811A1 (en) | Pipelined memory chip | |
| EP0647945B1 (en) | Burst refresh mode for DRAMs | |
| US5835401A (en) | Dram with hidden refresh | |
| US20040202036A1 (en) | High speed DRAM architecture with uniform access latency | |
| US5305283A (en) | Dram column address latching technique | |
| US6392957B1 (en) | Fast read/write cycle memory device having a self-timed read/write control circuit | |
| US4616344A (en) | Static memory circuit | |
| US4953164A (en) | Cache memory system having error correcting circuit | |
| US8804447B2 (en) | Semiconductor memory device for controlling write recovery time | |
| US6879540B2 (en) | Synchronous semiconductor memory device having dynamic memory cells and operating method thereof | |
| US5185719A (en) | High speed dynamic, random access memory with extended reset/precharge time | |
| JP2531829B2 (en) | Static memory | |
| JP2925600B2 (en) | Semiconductor storage device | |
| US6205069B1 (en) | Semiconductor memory device with fast input/output line precharge scheme and method of precharging input/output lines thereof | |
| US6891770B2 (en) | Fully hidden refresh dynamic random access memory | |
| US5270982A (en) | Dynamic random access memory device improved in testability without sacrifice of current consumption | |
| US5973993A (en) | Semiconductor memory burst length count determination detector | |
| US5923604A (en) | Method and apparatus for anticipatory selection of external or internal addresses in a synchronous memory device | |
| KR0172028B1 (en) | Semiconductor memory device having precharge circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |