GB2139786B - Input signal handling apparatus - Google Patents

Input signal handling apparatus

Info

Publication number
GB2139786B
GB2139786B GB08409719A GB8409719A GB2139786B GB 2139786 B GB2139786 B GB 2139786B GB 08409719 A GB08409719 A GB 08409719A GB 8409719 A GB8409719 A GB 8409719A GB 2139786 B GB2139786 B GB 2139786B
Authority
GB
United Kingdom
Prior art keywords
input signal
handling apparatus
signal handling
input
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB08409719A
Other versions
GB2139786A (en
GB8409719D0 (en
Inventor
John Andrew Niblock
Jayant Patel
Dennis Fisher
Anthony Peter Lumb
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Electric Co PLC
Original Assignee
General Electric Co PLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Electric Co PLC filed Critical General Electric Co PLC
Publication of GB8409719D0 publication Critical patent/GB8409719D0/en
Publication of GB2139786A publication Critical patent/GB2139786A/en
Application granted granted Critical
Publication of GB2139786B publication Critical patent/GB2139786B/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Hardware Redundancy (AREA)
GB08409719A 1983-04-13 1984-04-13 Input signal handling apparatus Expired GB2139786B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB838310003A GB8310003D0 (en) 1983-04-13 1983-04-13 Input signal handling apparatus

Publications (3)

Publication Number Publication Date
GB8409719D0 GB8409719D0 (en) 1984-05-23
GB2139786A GB2139786A (en) 1984-11-14
GB2139786B true GB2139786B (en) 1986-09-24

Family

ID=10541038

Family Applications (2)

Application Number Title Priority Date Filing Date
GB838310003A Pending GB8310003D0 (en) 1983-04-13 1983-04-13 Input signal handling apparatus
GB08409719A Expired GB2139786B (en) 1983-04-13 1984-04-13 Input signal handling apparatus

Family Applications Before (1)

Application Number Title Priority Date Filing Date
GB838310003A Pending GB8310003D0 (en) 1983-04-13 1983-04-13 Input signal handling apparatus

Country Status (8)

Country Link
US (1) US4638432A (en)
EP (1) EP0125797B1 (en)
AU (1) AU562586B2 (en)
CA (1) CA1212478A (en)
DE (1) DE3466813D1 (en)
GB (2) GB8310003D0 (en)
NZ (1) NZ207809A (en)
ZA (1) ZA842713B (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH670714A5 (en) * 1986-10-22 1989-06-30 Bbc Brown Boveri & Cie
US4816990A (en) * 1986-11-05 1989-03-28 Stratus Computer, Inc. Method and apparatus for fault-tolerant computer system having expandable processor section
US4959781A (en) * 1988-05-16 1990-09-25 Stardent Computer, Inc. System for assigning interrupts to least busy processor that already loaded same class of interrupt routines
US5247685A (en) * 1989-11-03 1993-09-21 Compaq Computer Corp. Interrupt handling in an asymmetric multiprocessor computer system
CA2026770A1 (en) * 1989-11-03 1991-05-04 John A. Landry Multiprocessor interrupt control
US5291608A (en) * 1990-02-13 1994-03-01 International Business Machines Corporation Display adapter event handler with rendering context manager
US5517624A (en) * 1992-10-02 1996-05-14 Compaq Computer Corporation Multiplexed communication protocol between central and distributed peripherals in multiprocessor computer systems
US5435001A (en) * 1993-07-06 1995-07-18 Tandem Computers Incorporated Method of state determination in lock-stepped processors
US6816934B2 (en) * 2000-12-22 2004-11-09 Hewlett-Packard Development Company, L.P. Computer system with registered peripheral component interconnect device for processing extended commands and attributes according to a registered peripheral component interconnect protocol
US6971043B2 (en) * 2001-04-11 2005-11-29 Stratus Technologies Bermuda Ltd Apparatus and method for accessing a mass storage device in a fault-tolerant server
JP4182948B2 (en) * 2004-12-21 2008-11-19 日本電気株式会社 Fault tolerant computer system and interrupt control method therefor

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3716837A (en) * 1971-04-22 1973-02-13 Ibm Interrupt handling
GB1425173A (en) * 1972-05-03 1976-02-18 Gen Electric Co Ltd Data processing systems
US3908099A (en) * 1974-09-27 1975-09-23 Gte Automatic Electric Lab Inc Fault detection system for a telephone exchange
US4270168A (en) * 1978-08-31 1981-05-26 United Technologies Corporation Selective disablement in fail-operational, fail-safe multi-computer control system
JPS5537641A (en) * 1978-09-08 1980-03-15 Fujitsu Ltd Synchronization system for doubled processor
US4268906A (en) * 1978-12-22 1981-05-19 International Business Machines Corporation Data processor input/output controller
US4356546A (en) * 1980-02-05 1982-10-26 The Bendix Corporation Fault-tolerant multi-computer system
US4371754A (en) * 1980-11-19 1983-02-01 Rockwell International Corporation Automatic fault recovery system for a multiple processor telecommunications switching control

Also Published As

Publication number Publication date
EP0125797B1 (en) 1987-10-14
AU2676584A (en) 1984-10-18
NZ207809A (en) 1988-02-29
EP0125797A1 (en) 1984-11-21
GB8310003D0 (en) 1983-05-18
DE3466813D1 (en) 1987-11-19
US4638432A (en) 1987-01-20
AU562586B2 (en) 1987-06-11
GB2139786A (en) 1984-11-14
CA1212478A (en) 1986-10-07
GB8409719D0 (en) 1984-05-23
ZA842713B (en) 1984-12-24

Similar Documents

Publication Publication Date Title
EP0125877A3 (en) Information input apparatus
GB8402441D0 (en) Input device
GB8408889D0 (en) Input device
GB8412560D0 (en) Signal processing apparatus
GB8421930D0 (en) Signal input sheet
GB2148828B (en) Wheel handling apparatus
GB2115655B (en) Signal processing apparatus
EP0175275A3 (en) Non-linear signal processing apparatus
GB2138212B (en) Signal coupling apparatus
GB2137793B (en) Coin handling apparatus
GB2139786B (en) Input signal handling apparatus
GB8322080D0 (en) Signal processing apparatus
EP0146472A3 (en) Image input apparatus
DE3161592D1 (en) Signal processing apparatus
GB8318339D0 (en) Mechanical handling apparatus
GB8306239D0 (en) Load handling apparatus
GB8327937D0 (en) Mechanical handling apparatus
GB2139982B (en) Load handling apparatus
GB2098489B (en) Signal processing apparatus
GB8424572D0 (en) Input device
GB2138602B (en) Data handling apparatus
DE3471559D1 (en) Signal processing apparatus
GB2138409B (en) Apparatus for handling chitted potatoes
IE841883L (en) Apparatus for handling objects
JPS56107028A (en) High bulk processing apparatus

Legal Events

Date Code Title Description
732 Registration of transactions, instruments or events in the register (sect. 32/1977)
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19930413