GB2128381B - Memory element for a wafer scale integrated circuit - Google Patents
Memory element for a wafer scale integrated circuitInfo
- Publication number
- GB2128381B GB2128381B GB08312045A GB8312045A GB2128381B GB 2128381 B GB2128381 B GB 2128381B GB 08312045 A GB08312045 A GB 08312045A GB 8312045 A GB8312045 A GB 8312045A GB 2128381 B GB2128381 B GB 2128381B
- Authority
- GB
- United Kingdom
- Prior art keywords
- integrated circuit
- memory element
- scale integrated
- wafer scale
- wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
- G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
- G11C19/287—Organisation of a multiplicity of shift registers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/006—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation at wafer scale level, i.e. wafer scale integration [WSI]
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB08312045A GB2128381B (en) | 1980-08-21 | 1983-05-03 | Memory element for a wafer scale integrated circuit |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB8027213 | 1980-08-21 | ||
| GB08312045A GB2128381B (en) | 1980-08-21 | 1983-05-03 | Memory element for a wafer scale integrated circuit |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| GB8312045D0 GB8312045D0 (en) | 1983-06-08 |
| GB2128381A GB2128381A (en) | 1984-04-26 |
| GB2128381B true GB2128381B (en) | 1984-09-19 |
Family
ID=26276640
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB08312045A Expired GB2128381B (en) | 1980-08-21 | 1983-05-03 | Memory element for a wafer scale integrated circuit |
Country Status (1)
| Country | Link |
|---|---|
| GB (1) | GB2128381B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0172311B1 (en) * | 1981-12-18 | 1989-07-26 | Unisys Corporation | Memory element for a wafer scale integrated circuit |
| US5203005A (en) * | 1989-05-02 | 1993-04-13 | Horst Robert W | Cell structure for linear array wafer scale integration architecture with capability to open boundary i/o bus without neighbor acknowledgement |
-
1983
- 1983-05-03 GB GB08312045A patent/GB2128381B/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| GB2128381A (en) | 1984-04-26 |
| GB8312045D0 (en) | 1983-06-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2076223B (en) | A carrier element for an integrated circuit chip | |
| EP0175870A3 (en) | Wafer scale integrated circuit device | |
| DE3175136D1 (en) | A semiconductor memory device | |
| GB2168213B (en) | A read only semiconductor memory | |
| DE3279429D1 (en) | Semiconductor integrated memory circuit | |
| DE3172402D1 (en) | A semiconductor memory device | |
| GB2084828B (en) | Semiconductor ic memory | |
| DE3380548D1 (en) | A semiconductor memory device | |
| DE3176601D1 (en) | Semiconductor memory circuit | |
| EP0056433A3 (en) | Reading circuit for a monolithic integrated semiconductor memory | |
| GB2143698B (en) | Semiconductor integrated memory circuit | |
| DE3273694D1 (en) | A protective device for a semiconductor integrated circuit | |
| SG37287G (en) | A semiconductor memory device | |
| DE3164042D1 (en) | A static random-access semiconductor memory circuit | |
| DE3278523D1 (en) | A semiconductor memory device | |
| DE3072167D1 (en) | A decoder circuit for a semiconductor memory device | |
| DE3063191D1 (en) | Method for manufacturing a semiconductor integrated circuit | |
| DE3176635D1 (en) | A semiconductor read only memory device | |
| DE3165345D1 (en) | Method for manufacturing a semiconductor integrated circuit device | |
| DE3277714D1 (en) | Decoder circuit for a semiconductor device | |
| GB8502574D0 (en) | Wafer scale integrated circuit | |
| GB2128381B (en) | Memory element for a wafer scale integrated circuit | |
| EP0172311A3 (en) | Memory element for a wafer scale integrated circuit | |
| DE3177079D1 (en) | Memory element for a wafer scale integrated circuit | |
| EP0239913A3 (en) | Semiconductor memory circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 732 | Registration of transactions, instruments or events in the register (sect. 32/1977) | ||
| PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 19950820 |