GB2087675A

GB2087675A - Electrical inverter

Info

Publication number: GB2087675A
Application number: GB8032309A
Authority: GB
Original assignee: Texas Instruments Ltd
Current assignee: Texas Instruments Ltd
Priority date: 1980-10-07
Filing date: 1980-10-07
Publication date: 1982-05-26
Also published as: DE3171321D1; EP0049633B1; JPS5791681A; EP0049633A1; US4413313A; GB2087675B

Description

1 SPECIMATION Improvements in and relating to electrical inverters The

invention relates to electrical inverters, par ticularly inverters suitable for use in electrical power supply apparatus.

Electrical inverters are used in electrical power supply apparatus as a means of obtaining a higher supply voltage level from a constant (dc) supply voltage. Known inverters effeetthe change from one supply voltage level, such as that obtainable from a battery, to a higher level by conversion of the constant voltage to an alternating voltage which is trans- formed to a higher level and then rectified. The same technique is used to effect voltage reduction with minimum power loss by the use of a step- down transformer.

Switching electrical inverters, in which the conver- sion to an alternating voltage is effected by a chopping action, are known, and are capable of high efficiencies because the chopping action is affected by solid-state devices operated as switches in order to minimise losses in the devices. The solid-state devices are usually transistors.

Switching electrical inverters as described above have inherently high electrical noise levels caused by the abrupt changes in energy flow which accompany the switching operations. Electrical noise is undesirable in power supply apparatus.

It is an object of the present invention to provide an inverter with inherently low noise levels and with efficiencies comparable to those of switching inverters.

According to the invention an inverter arranged to convert a constant electrical supply into an alternating electrical supply, includes- fi) a resonant circuit arranged to store electrical energy and to generate sinusoidal electrical oscilla- tions, (ii) current-limifing switch means having enabled and disabled states and arranged, when enabled,to permitcharging of the resonant circuit virith electrical energy from an electrical supply until the current through the switch means reaches a set value effective to disable the switch means to stop charging of the resonant circuit, (iii) a control circuit arranged to monitor the voltage across the switch means and to enablethe switch means while the said voltage lies between first and second limits synchronism with and to rain-force oscillations in the resonant circuit, and (iv) output circuit means coupled to the resonant circuit arranged to supply electrical energy to a load circuit when coupled to the output circuit- Advantageously, the control circuit is so arranged that when, in operation, the oscillations are of sufficient amplitude to cause zero potential difference to exist periodically across the current-limiting switch meansthe said first limit potential difference is substantially zero.

Advantageously the control circuit includes a first GB 2 087 675 A 1 comparator arranged to change its output state abruptly between two levels when the potential dif- ference across the current-limifing switch means passes through the second limit a second comparator arranged to change its state abruptly between two levels when the current in the resonant circuit reverses direction, and an AND gate control- led by the comparators arranged to enabJethe current-limiting switch means only when the current flow from the electrical supply would be in such a sense as to reinforce oscillations in the resonant circuit.

Alternatively, the control circuit includes a first comparator arranged to change its output state abruptly between two levels when the potential difference across the current-limiting switch passes through the second limit a second comparator arranged to change its state abruptly between two levels when the potential difference across the current-limiting swinch means passes through zero, and circuit means controlled by the comparators arranged to close the current-limiting switch means while the potential difference lies between zero and the said second limit wherein the current-limiting switch means and the circuit means are so arranged that the current limifing switch means remains enabled after closure only when the voltage across the resonant circuit changes to be of the same sense as the electrical supply voltage.

Preferably, the current-limiting sWitch means includes a charging transistor arranged to charge the resonant circuit, means arranged to block reverse current in the transistor, a bleed transistor arranged to control operation of the charging transistor, and a current monitoring circuit arranged to monitor currentflow in the charging transistor and to hold the charging current atthe set current limitof the switch the current monitoring circuit being arrangedto controt the bleed transistor.

Preferably, the current-limiting switch is arranged to adjustthe current limit in ordertocompensate for output voltage changes.

Preferably, the control circuit includes a start-up circuit which is arranged to be switched off by the operation of the current-limited switch means.

Preferably. the resonant circuit includes an induetor which is a primary winding of a transformer and.

preferably the resonant tircult is a series-connected circuit- An inverter according to the invention Will now be described by way of example only and with reference to the acmmpanying drawings, in which:

Fig- 1 is a block diagram functional representation of a switching inverter. according to the invention, employing a series resonant circuit and a currentlimiting switch.

Fig. 2 represents the variation with lime of the cur- rent in the inductor and the voltage across the current-limiting switch in the inverter of Fig. 1, Fig. 3 represents. in block diagram detail, a work!rig embodiment of Fig. 1.

Fig. 4 shows in detail, a current-limit swiltch The drawing(s) originally filed wasWee informal and the print here reproduced is taken from a later filed formal copy- 2 GB 2 087 675 A 2 included in another form of the inverter which has a start-up circuit, Fig. 5 shows in detail a first test model of the inverter based on the Fig. 4 arrangement, and 5 Figs 6a and 6b, show the output waveforms of the firsttest model inverter forfull load at outputvoltages of 130 V and 50V, respectively, and Fig. 6c shows the output waveform of a working model, and Fig. 7 shows in detail the working model inverter. 10 With reference to Fig. 1, an inverter according to the invention includes first and second terminals 1 and 2, respectively, a series resonant circuit consisting of an inductor 3 and a capacitor 4, a currentlimiting switch 5, a voltage and current sensing comparators 6 and 7 which, together with an AND gate 8, are effective to control the switch 5, and an output circuit consisting of a diode 9 and capacitor 10.

The terminal of the inductor 3 remote from the capacitor 4 is connected to the first terminal 1, and the terminal of the capacitor 4 remote from the inductor 3 is connected to the second terminal 2 by way of a low-value resistor 11 which acts as a current sensor for the comparator 7. The current-limiting switch 5 is connected between the junction of the capacitor 4 and the inductor 3. Each of the comparators 6 and 7 has two input terminals. The comparator 6 has one input terminal connected to the junction of the inductor 3 and the capacitor 4, the other input terminal connected to a reference voltage VTH, and is arranged to give a high output when VTH is greater than the voltage on its other input terminal. The comparator7 has one input terminal connected to the second terminal 2 of the inverter, the otherterminal connected to the junction of the resistor 11 and the capacitor 4, and is arranged to give a high output when current through the resistor 11 is flowing to the second terminal 2 of the inverter. The comparators 6 and 7 are each capable of provid- ing one of two possible output voltage levels according to the relative polarities of their respective input voltages.

The operation of the inverter may be understood by referring to Fig. 2 as well as Fig. 1 and is as fol- lows:- When a voltage supply is first applied to the 110 terminals 1 and 2, current flows through the inductor 3, and the capacitors 4 and 10. The voltage developed across the resistor 11 causes the comparator 7 to give a high output and because the vol- tage across the capacitor 4 and the resistor 11 is nearly zero (less than VTH) the comparator 6 will also give a high output. The AND gate 8 is controlled by the output signals of the comparator 6 and 7.

The AND of these two signals closes the current limiting switch 5 and the current in the inductor 3 increases until the set current is reached the switch 5 holds the current constant. Atthis point the voltage across the switch begins to rise and when VTH is exceeded the comparator 6 changes to a low output and switches off the current-limited switch by way of the AND gate 8. The inductor3 nowtransfers energy into the capacitor 4, and on the first cycle into the capacitor 10. Eventually current begins to flow from the capacitor 4to the inductor 3 and after half a cycle the voltage across the switch is again zero, but the current is flowing in the wrong sense, and the comparator 7 keeps the switch 5 open. After a cycle, both the comparators 6 and 7 go high, the voltage across the switch being substantially zero volts and the cur- rent flowing towards the second terminal 2. The switch 5 is turned on again and stays on until the set current limit is reached as before.

Energy absorbed by the load is replaced by recharging of the inductor 3. Recharging takes place once per cycle while the switch 5 is closed in synchronism with the resonant operation of the inductor 3 with the capacitor 4. - As can be seen from Fig. 2, the current and voltage waveforms are sinusoidal exceptforthe inductor charging period. The method of operation described leads to minimal radiated interference and permits the use of relatively slow rectifiers in the load circuit In addition, the use of zero voltage switching reduces switching losses.

Referring now to Fig. 3, a practical form of the inverter employs a first bipolar transistor 12 in combination with a resistor 13, a differential amplifier 14, and a second bipolar transistor 15, as a current limiting switch. A diode 16 is connected in the collector circuit of the firsttransistor 12 in orderto prevent reverse condition by the transistor 12. An error amplifier 17 is included between the load circuit and the current limited switch. The function of the error amplifier 17 is the stabilisation of the output voltage level by adjustment of the current limit of the switch. The other components are as described with reference to Fig. 1. The first transistor 12 acts as a charging transistor and the second transistor 15 acts as to bleed base current from the transistor 12 when the current limitisreached.

In Fig. 3, the first transistor 12 is connected with its collector and emitter terminals, respectively, replacing the terminals of the switch 5 of Fig. 1, and with the resistor 13 placed in its emitter circuit. The out- putterminal of the AND gate 8 is connected to the base terminal of the transistor 12, and the second transistor 15 has its collector terminal connected to the base terminal of the transistor 12 and its emitter terminal connected to the emitter circuit of the transistor 12 so that, when the transistor 15 is conductive, it acts as a bleed to the baseemitter circuit of the transistor 12. The differential amplifier 14 has one input terminal connected to the resistor 13, its other inputterminal connected to the amplifier 17, and its output terminal connected to the base terminal of. the transistor 15.

In Fig. 3 the current-limiting action takes place as follows:- The first transistor 12 is switched on by the AND gate 8 and current rises in the inductor 3. The current passes through the resistor 13 causing a rising input signal on one input terminal of the differential amplifier 14. The other input signal to the differential amplifier 14 is more or less constant and is the resul- tant error signal derived from a reference signal VREF and the output voltage level. The rising input signal eventually exceeds the constant signal, turning the transistor 15 on, to stabilise the current in the transistor 12. The stabilisation of the current in the trans- istor 12 is accompanied by arise in its collector vol- 3 GB 2 087 675 A 3 tage level and the removal of its base drive by way of the comparator 6 and the AND gate 8.

The current-limiting switch of Fig. 1 may be real ised by the arrangement shown in Fig. 4 where a driver transistor 18 is provided for the transistor 12 of Fig. 3 and the differential amplifier 14 of Fig. 3 consists of a pair of transistors 19 and 20 with associated collector load resistor 21 and 22. The cur rent sensing resistor 13 is transferred to the collector circuit of the transistor 12 and the transistor 19 and are energised by a constant current source 23 feeding their emitters. Fig. 4 shows, in addition, a start-up circuit 24 which is connected to the base terminal of the driver transistor 18. The start-up cir cuit operates to drive the driver transistor 18 with a pulse at its base terminal. In both Figs. 3 and 4, VTH is chosen to be just greater than the sum of the voltage drop across the collector diode 16 and the saturation voltage of the transistor 12, so that VTH is not quite zero volts but is quite small compared with the amp litude of the oscillations. The nonzero value for VTH is imposed by the limitation of available compo nents.

A detailed circuit diagram of an inverter based on Figs. 3 and 4 is shown in Fig. 5 where components having reference numerals not shown in either Fig. 3 or Fig. 4 may be identified as follows:

(a) Transistors 25 and 26 with the immediately adjacent resistors form the constant current source 23 of Fig. 4.

(b) Transistors 27 to 30 and immediately adjacent components provide the functions of the com parators 6 and 7 and the AND gate 8 and provide also a voltage direction sensing function.

(c) Transistors 31 to 35 provide the functions of the 100 start-up circuit 24 of Fig. 4, the transistor 34 being arranged to link the operation of the start-up circuit to the operation of the main circuit.

In Fig. 5 the current direction sensing resistor 11 is not used. The voltage at the junction of the inductor 105 3 and the capacitor 4 is monitored by the transistor which conducts when the monitored voltage exceeds the voltage atterminal 2 by the forward vol tage drop of the transistor base-emitter diode. Con duction by the transistor 30 makes available base current for the switch transistor 12 by way of the transistors 29 and 18 unless the transistor 28 is con ductive in which case the current for the transistor 30 comes from the transistor 28. The transistor 29 is held off when the transistor 28 is conductive. The 115 voltage level VTH shown in Figs. 1, 2 and 4 is the voltage set at the emitter terminal of the transistor 27 by the diodes 36 to 39 and the resistor 40. In practice the transistor 27 wou ld conduct during the period when the voltage level across the switch transistor 12 exceeds about 2V and the transistor 30 would conduct during the period when the voltage level across the switch transistor 12 exceeds about 0.6V. The 0.6V threshold level for the transistor 30 corres- ponds to its base-emitter forward conduction threshold MJ and the 2V threshold level forthe transistor 27 corresponds to its forward base- emitter forward conduction threshold plus the forward conduction threshold forthe diode chain 36 to 39.' In Fig. 5 the combined effect of the transistors 27 to 30 is the biassing of the transistor 18 for conduction only during times when the voltage across the switch transistor 12 lies between about 0.6V and about 2V. The transistor 18 drives the switch transis- tor 12 so that the switch transistor is conductive only in this voltage band. This arrangement is effective to limit charging of the resonant circuit to those periods during which the voltage level across the switch transistor 12 is about zero and has a positive gra- dient. The reason for this situation is as follows. When the voltage level across the switch transistor 12 is near zero, the capacitor energy level is low. The capacitor energy level is therefore low during the periods that the switch transistor 12 becomes con- ductive and the capacitor 4 is discharged by the switch transistor 12, during these periods, without any effect on the voltage level across the switch transistor 12. The voltage level across the switch transistor 12 rises above 0.6V, the switch transistor 12 conducts as explained above. The conduction of the switch transistor 12 operates to reduce the voltave level across itself and to reduce the positive voltage gradient. The resu It is that the switch transistor 12 tends to "hold" in the conductive state and to charge the inductor 3 until the current limit is reached. In contrast, as the voltage level across the switch transistor 12 falls towards 2V and the switch transistor 12 conducts, the negative voltage gradient is reinforced by a fall in the voltage level across the switch transistor 12 so that it accelerates through the conductive state with the voltage level continuing to fall. Once the voltage level falls below 0.6V the switch transistor 12 returns to being cut off.

The diode 16, located in the collector circuit of the switch transistor 12, is effective to restrict current flow in the switch transistor 12 to the correct sense.

In Fig. 5, in normal operation, current pulses reaching the switch transistor 12 to turn it on are applied also to the transistor 34to turn it on. One effect of conduction by the transistor 34 is that the transistor 33 is made conductive and a capacitor 41, connected across the transistor 33, is discharged. If the capacitor 41 is allowed to charge it triggers a Schmitt-trigger consisting of the transistors 31, 32 and their associated resistors, and the Schmitttrigger circuit generates a pulse which is applied to the base terminal of the switch transistor 12 by way of the transistor 35. The Schmitt-trigger circuit is active at start-up.

In Fig. 5 the inductor 3 is the primary winding of a transformer. The secondary winding of the transformer is included in the output circuit of the inverter. The diode 9 in the output circuit rectifies the positivegoing part of the waveform. The negative- going part of the waveform is significantly less than the positive-going part.

It will be noted that in Fig. 5 the control circuit operates from the main voltage supply used for charging the resonant circuit and from a single further supply which is used forthe constant current source tranistors 25 and 26. The main voltage supply level is -40V and the further supply level is +5V, both referenced to terminal 1 of Fig. 5. Also included in Fig. 5 is an output voltage adjustment circuit which includes a resistor 42 and a diode 43 and is 4 GB 2 087 675 A 4 arranged to apply a variable voltage obtained from the +5V supply to the base terminal of the transistor 20. This variable voltage varies the output voltage level by varying the set current limit. 5 The overall efficiency of the inverter would be improved by operation of the control circuit from a voltage supply level which is lowerthan the main (-4OV) voltage supply. In Fig. 7 there is shown an inverter employing a synchronously charged resonant circuit as described 75 above and in which a---5V supply voltage level is used as the control circuit supply. The circuit includes an output voltage regulation circuit which includes a differential amplifier having two transis- tors 44,45 connected as a differential pair to a current-source transistor 46. The transistor 44 is arranged to set the reference voltage for a transistor 20 which occupies the same position as and is equiva lent to the transistor 20 of Fig. 5.

The control circuit of the inverter shown in Fig. 7 is 85 inverted relative to that of Fig. 5. The switch transis tor 12 is not inverted but is referenced to terminal 1.

The operation of the control circuit of Fig. 7 is the same as that of Fig. 5, any differences in construction being due in general to the need to invert and level 90 shift signals in orderto accommodate the "non inverted" switch transistor 12.

A suitable operating frequency for the inverter is 27 KHz. A practical form of the inverter operating at 27 KHz employs a toroidal core transformer with an air gap and 250 turns per winding tuned by a.01 gF capacitor.

The output power of each inverter is limited by the set current-limit and each is therefore self-protecting against short circuit In the case of the inverter of Fig.

7, the regulation circuit will fail when the output cir cuit is overloaded.

The output voltage each inverter described above is adjustable by means of the current-limit adjust merit.

In Fig. 6a there is shown the waveform present across the switch transistor 12 of Fig. 5 when the output voltage is set at 13OV to supply a 6.6 Kfi resis tive load and the inverter is energised from a -40V supply. The flat charging period is identifiable bet ween the two part sinusoids.

In Fig. 6b there is shown the waveform present across the switch transistor 12 of Fig. 5 when the output voltage is set at 5OV to supply a 1.5 Kn resis tive load. The main supply is still -40V.

Fig. 6c shows the "inverted" waveform obtainable from Fig. 7.

The output voltage of the inverter may of course be controlled by varying the turns ratio of the trans former. Tests conducted on the inverter shown in Fig. 5 have established that with a main supply vol tage of -40Vthe following results are obtainable:- Output voltage 90 70 90 70 65 130 18 1.5 Kfl 75% 570 fl 59% Tests conducted on the inverter of Fig. 7 forthe same main supply voltage establish that the following results are obtainable:- Output Resistive Overall voltage load Efficiency 50 18 Resistive load 3.3 Kú1 3.5 Kfl 1.5 Kfl 1.5 Kú1 6.6 Kfl Overall Efficiency 125 68% 62% 81% 69% 73% 6.6 Kfl 1.5 Kn 570 fl 71.8% 81.7% 74.9% Output voltage change no load to full load <AV <3V <1.7V

Claims

The inverter described above is particularly suitable for use in power supplies associated with telephone equipment where power supply noise would be undesirable. Telephone equipment in which such a power supply would be particularly valuable is, for example, subscriber line interface circuitry (SLIC). CLAIMS

1. An inverter arranged to convert a constant electrical supply into an alternating electrical supply, including:- (i) a resonant circuit arranged to store electrical energy and to generate sinusoidal electrical oscillations, (ii) current-limiting switch means having enabled and disabled states and arranged, when enabled, to permit charging of the resonant circuit with electrical energy from an electrical supply until the current through the switch means reaches a set value effective to disable the switch means to stop charging of the resonant circuit, (iii) a control circuit arranged to monitor the voltage across the switch means and to enable the switch means while the said voltage lies between first and second limits to charge the resonant circuit periodically in synchronism with and to reinforce oscillations in the resonant circuit, and (iv) output circuit means coupled to the resonant circuit arranged to supply electrical energy to a load circuit when coupled to the output circuit.

2. An inverter as claimed in claim 1, wherein the control circuit is so arranged that when, in operation, the oscillations are of sufficient amplitude to cause zero potential difference to exist periodically across the current-limiting switch means, the said first limit potential difference is substantially zero.

3. An inverter as claimed in claim 2, wherein the control circuit includes a first comparator arranged to change its output state abruptly between two levels when the potential difference across the current- limiting switch means passes through the second limit, a second comparator arranged to change its state abruptly between two levels when the current in the resonant circuit reverses direction, and an AND gate controlled by the comparators arranged to enable the current-limiting switch means only when the current flow from the electrical supply would be in such a sense as to reinforce oscillations in the resonent circuit.

4. An inverter as claimed in claim 2, wherein the control circuit includes a first comparator arranged to change its output state abruptly between two levels when the potential difference across the current-limiting switch passes through the second limit, a second comparator arranged to change its state abruptly between two levels when the potential difference across the current -limiting switch means passes through zero, and circuit means controlled by the comparators arranged to close the currentlimiting switch means while the potential difference lies between zero and the said second limit, wherein the current-limiting switch means and the circuit means are so arranged that the current-limiting switch means remains enabled after closure only when the voltage across the resonant circuit changes to be of the same sense as the electrical supplyvoltage.

5. An inverter as claimed in anyone of claims 1 to 4, wherein the currentlimiting switch means includes a charging transistor arranged to charge the resonant circuit, means arranged to block reverse current in the transistor, a bleed transistor arranged to control operation of the charging transistor, and a current monitor circuit arranged to monitor current flow in the charging transistor and to hold the charging current atthe set current limit of the switch, the current monitoring circuit being arranged to control the bleed transistor.

6. An interteras claimed in anyone of claims 1 to 5, wherein the currentlimiting switch means is arranged to adjustthe current limit in orderto com- pensate for output voltage changes.

7. An inverter as claimed in anyone of claims 1 to 6, wherein the control circuit includes a start-up circuit which is arranged to be switched off by the operation of the current-limiting switch means.

8. An inverter as claimed in anyone of claims 1 to 8, wherein the resonant circuit included an inductor which is a primary winding of a transformer.

9. An inverter as claimed in anyone of claims 1 to 8, wherein the resonant circuit is a series- connected circuit.

9. An inverter as claimed in anyone of claims 1 to 8, wherein the resonant circuit is a seriesconnected circuit.

10. An inverter substantially as herein described with reference to and as illustrated by Fig. 1, or Fig. 2, or Fig. 4, or Fig. 5 of the accompanying drawings.

11. A power supply including an inverter as claimed in any one of the preceding claims.

Printed for Her Majesty's Stationery Office by The Tweeddale Press Ltd., Berwick-upon-Tweed, 1982. Published atthe Patent Office, 25 Southampton Buildings, London, WC2A lAY, from which copies may be obtained.

GB 2 087 675 A 5