GB201205155D0 - Task scheduler apparatus and method - Google Patents
Task scheduler apparatus and methodInfo
- Publication number
- GB201205155D0 GB201205155D0 GBGB1205155.3A GB201205155A GB201205155D0 GB 201205155 D0 GB201205155 D0 GB 201205155D0 GB 201205155 A GB201205155 A GB 201205155A GB 201205155 D0 GB201205155 D0 GB 201205155D0
- Authority
- GB
- United Kingdom
- Prior art keywords
- resources
- actions
- scheduler
- execute
- states
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000000872 buffer Substances 0.000 abstract 2
- 238000010586 diagram Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
- G06F9/505—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals considering the load
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5094—Allocation of resources, e.g. of the central processing unit [CPU] where the allocation takes into account power or heat criteria
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2209/00—Indexing scheme relating to G06F9/00
- G06F2209/50—Indexing scheme relating to G06F9/50
- G06F2209/5021—Priority
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Multi Processors (AREA)
Abstract
A multiprocessor data processing system comprises a number of resources, such as processing elements, memory space and electrical power. The resources may be in a number of states, such as off, idle or busy. A scheduler receives actions to be executed by the resources. The scheduler allocates resources to the actions based on the state of the resources. The states are then updated to take account of the allocated actions. The actions are passed to resources using FIFO buffers. The buffers may be arranged by priority and associated resource. An action may be interrupted to execute a higher priority action if the same resource is required or if there is insufficient power to execute both at the same time. The scheduler may be a separate schedule processor, which executes a Unified Modeling Language (UML) activity diagram.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB1205155.3A GB2500434A (en) | 2012-03-23 | 2012-03-23 | Scheduling actions based on the state of the resources needed to execute the actions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB1205155.3A GB2500434A (en) | 2012-03-23 | 2012-03-23 | Scheduling actions based on the state of the resources needed to execute the actions |
Publications (2)
Publication Number | Publication Date |
---|---|
GB201205155D0 true GB201205155D0 (en) | 2012-05-09 |
GB2500434A GB2500434A (en) | 2013-09-25 |
Family
ID=46087024
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1205155.3A Withdrawn GB2500434A (en) | 2012-03-23 | 2012-03-23 | Scheduling actions based on the state of the resources needed to execute the actions |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2500434A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104714785A (en) * | 2015-03-31 | 2015-06-17 | 中芯睿智(北京)微电子科技有限公司 | Task scheduling device, task scheduling method and data parallel processing device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63307570A (en) * | 1987-06-04 | 1988-12-15 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | Switch for starry topology |
US7191349B2 (en) * | 2002-12-26 | 2007-03-13 | Intel Corporation | Mechanism for processor power state aware distribution of lowest priority interrupt |
JP4705051B2 (en) * | 2007-01-29 | 2011-06-22 | 株式会社日立製作所 | Computer system |
JP4966942B2 (en) * | 2008-10-01 | 2012-07-04 | 株式会社日立製作所 | Virtual PC management method, virtual PC management system, and virtual PC management program |
JP5169731B2 (en) * | 2008-10-24 | 2013-03-27 | 富士通セミコンダクター株式会社 | Multiprocessor system LSI |
GB2473015B (en) * | 2009-08-26 | 2014-08-13 | Dell Products Lp | System and method of enabling resources within an information handling system |
US8484495B2 (en) * | 2010-03-25 | 2013-07-09 | International Business Machines Corporation | Power management in a multi-processor computer system |
US8381004B2 (en) * | 2010-05-26 | 2013-02-19 | International Business Machines Corporation | Optimizing energy consumption and application performance in a multi-core multi-threaded processor system |
-
2012
- 2012-03-23 GB GB1205155.3A patent/GB2500434A/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
GB2500434A (en) | 2013-09-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2011103825A3 (en) | Method and device for balancing load of multiprocessor system | |
IN2012DN02726A (en) | ||
WO2013180871A3 (en) | Adaptive resource management of a data processing system | |
GB2488260A (en) | Computer-implemented method of processing resource management | |
IN2014CN04203A (en) | ||
EP2680232A3 (en) | Decoupled parallel meshing in computer aided design | |
EP2615546A4 (en) | Method and system, scheduler for parallel simulating processors | |
TW201714103A (en) | Application scheduling in heterogeneous multiprocessor computing platforms for maximal predicted performance gains | |
GB2505818A (en) | Graphics processor with non-blocking concurrent architecture | |
IN2014CN02852A (en) | ||
WO2013166001A3 (en) | Uniprocessor schedulability testing and scheduler for non-preemptive task sets | |
MX2012012534A (en) | Subbuffer objects. | |
IN2012DN02567A (en) | ||
EP2650786A3 (en) | Distributed processing system, scheduler node and scheduling method of distributed processing system, and program generation apparatus thereof | |
PH12017550126A1 (en) | Bulk allocation of instruction blocks to a processor instruction window | |
WO2013126415A3 (en) | Method and system for scheduling requests in a portable computing device | |
GB2498289A (en) | Resource management and security system | |
GB2505811A (en) | Resource allocation for a plurality of resources for a dual activity system | |
EA201390868A1 (en) | METHOD AND SYSTEM FOR COMPUTATIONAL ACCELERATION OF SEISMIC DATA PROCESSING | |
IN2014CN00929A (en) | ||
RU2017105354A (en) | EQUAL DIVISION OF SYSTEM RESOURCES IN THE PERFORMANCE OF THE WORKING PROCESS | |
GB2514044A (en) | Instruction merging optimization | |
IN2014CN01077A (en) | ||
EP2650773A3 (en) | Data processing system with out of order transfer | |
Tamas-Selicean et al. | Task mapping and partition allocation for mixed-criticality real-time systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |