GB1577772A - System for re-creating a musical presentation - Google Patents

Description

(54) SYSTEM FOR RE-CREATING A MUSICAL PRESENTATION (71) We, TELEDYNE, INC., a Corporation organised and existing under the laws of the State of California, of 1901 Avenue of the Stars, Los Angeles, State of California 90067, United States of America (assignees JOSEPH MAX CAMPBELL and WILLIAM SOLON FINLEY), do hereby declare the invention, for which we pray that a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement: The present invention is concerned with a system for re-creating a musical presentation.

Automated musical instruments have been known for many years. Automation of keyboard actuations has been accomplished in the piano, organ, carillon, etc. when the keyboard actuations are translated to perforations in a paper tape, which constitutes a storage medium, and then these recorded actuations are used to actuate the instrument to produce the music. In punched paper memories, such as the player piano or organ, there is typically one channel for each key on the piano or organ keyboard. In the electrification of such instruments, changeable memories of various types have been used. For example, in Cooper US Patent 3,380,026, magnetic core elements are used as memory devices into which are "read" the condition of a plurality of actuator elements such as the stops or coupler switches of an organ.These stored actuations are "read out" at selected times to reactuate the actuator elements and reproduce the stored musical information. Inexpensive magnetic tape cassettes are known in the prior art, which employ multiplex recording of key switch actuations. One such known arrangement is a frequency multiplexing scheme whereas another is a time division multiplexing scheme. Various forms of encoding systems have been utilized, as, for example, in US Peterson Patent 3,683,096, in which a recurring frame of pulses has one pulse therein for each of the key switches of the musical instrument and a pulse modifier is utilized for modifying in a predetermined manner a specific pulse in each frame and these modified pulses are thereafter decoded.In Wheelwright US Patent 3,771,406, the key switch actuations are encoded into a five bit binary code which is loaded into a shift register for a parallel to a serial conversion; and in Maillet US Patent 3,789,719, key switch actuations are loaded directly into a shift register which, for a piano, would have 88 stages, one for each key, and additional ones for the other controls of the unit, and a key pulse is generated by the last stage of the shift register and these pulses along with the clock pulse are recorded directly upon the tape for subsequent playback. Finally, in Vincent US Patent 3,905,267, the keyboard switch actuations are passed through a multiplexer to serialize the key switch actuations which are then encoded in a bi-phase level encoder, best shown in Fig. 6 and the waveforms of Fig. 7 of US Patent 3,905,267.The bi-phase level data may be further encoded to provide a double density encoding shown in the waveform diagrams of Fig 9 of US Patent 3,905,267 which is subsequently recorded upon a magnetic tape, played back, decoded and demultiplexed for subsequent reactuation of the piano keyboard.

With respect to all prior art encoding and decoding schemes, they all have serious drawbacks because they appear to be attempts to apply modern electronic technology to electronic player pianos but have failed to really grasp or apply the technology in such a way as to make it compatible with the playing back of recorded music. In some prior art systems, if the tape recorder is stopped while notes are being played, the last notes played may be held on which is undesirable at best and may cause damage to the system. Moreover, there are several places that will cause wrong notes to be struck in a musical system. In all cases, striking the wrong note sounds much worse than striking no note at all.The first problem is that when the recorder is started, or when the electronics are first powered on, there is no synchronization of the internal electronic counters to the data that is recovered from the recorder until the first sync code is received. If this is permitted to happen, it can cause wrong notes to be struck at the beginning of replay. The second problem is of more serious consequence, depending on the code used, because if in the middle of the replay the tape has a dropout, the electronics lose the sync and wrong notes are struck. In any fast scan multiplex system, all notes that are on at the time of the dropout may be shifted either up or down the scale until the sync code is recovered again.Finally, accidental detection of a wrong sync code due to noise, misadjustment of controls or the data information contained in the sync code causes the playing of wrong music because of the improper synchronization.

In accordance with the present invention, there is provided a system for re-creating a musical presentation on a keyboard musical instrument wherein the musical note data is stored as magnetic flux transitions on a single channel of magnetic tape in serial sequence of time division multiplexed frames of data cells, each frame having a sequence of self-clocking data cells in which are stored in encoded form musical note data and control signals, means for reading the magnetic flux transitions recorded on said magnetic tape, means for recovering a clocking signal from said self-clocking data cells, a decoding means for decoding the encoded musical note data, means controlled by the recovered clocking signals for demultiplexing and storing the decoded musical note data in groups, electrically operated music producing means, and means for applying the stored decoded data groups to said electrically operated music producing means to reproduce the music as recorded.

A practical embodiment of the system includes a data detector which has a retriggerable monostable multivibrator. The output of this retriggerable monostable multivibrator stays high after a positive going edge is applied to the input for a time determined by an RC timing circuit. As long as the positive going edges occur in less than the predetermined time, the monostable multivibrator is reset and begins timing out again. Thus, if due to a slow tape speed, data dropout, recorder stopping, or no information recorded on the tape, no edge occurs so the device times out and clears the sync counter and the input register, both of which prevent notes from being struck or being held in a closed state.

To ensure that power is on at the start of the tape record or after data dropout of the tape that no wrong notes are struck, a sync counter is provided which counts three sync codes before allowing any note to be struck. This sync counter allows for the possibility that a sync code could possibly occur randomly in the data information and rejects the false sync code. In essence, this requires two complete frames of data to have occurred before any notes may be struck after any disturbance causes the data detector or sync detector gates to indicate a malfunction.

In the bi-phase level coded waveform as disclosed in the Vincent US Patent, there are two significant drawbacks, the first of which is that the phase of the signal must be maintained by the system if it be recorded on tape and, secondly, if a dropout occurs the 1--0 relationship cannot be recovered until a 1-0 or 0-1 transition occurs in the NRZ waveform. What actually occurs in the playing of music is that all zeros (no music) become all ones (all notes being played). This also occurs during the stopping and starting of the recorder.

It has been discerned that a number of the problems involved in coding systems for musical performances, are that the bi-phase level code requires transition to occur in both position and sense so that in the playing of music, all zeros (no music) become all ones (all notes being played). It has been determined that the problem with this coding scheme is that in the recording of keyboard music, the information is highly weighted with zeros (no key closures) and, therefore, a code used for a slow recorder is such that the data (ones and zeros) would look like all zeros. The bi-phase (or mark) code, as disclosed at page 42 of Telemetry Standards Document 106-71 (a portion of which is reproduced in Fig. 2 hereof), has as zeros information the wide spacing between transitions.There is always a transition at the beginning of each bit period which can be recovered as the self-clocking portion of the code. The information is therefore contained only in the interbit transitions and not in the direction and sense of transition as in the bi-phase level code. Moreover, the data may be inverted and still be satisfactorily recovered. If a data dropout occurs, the data detector can immediately regain correct phasing without errors.

The prior art hammer actuator systems disclose that to control the volume or expression, (how hard the instrument keys are struck) the voltage at which the actuators are energized is varied to control the energy transferred to the instrument to re-create musical notes with the original artist's expression. In one known case, the expense to control the drive to each note would be prohibitive for producing units. There also is the question that, if sensing the volume of piano after the key is struck and then play ing back, the correct timing exists to allow the volume to control the solenoid drive.

In the present system, the energy supplied to one or more selected hammer-solenoid actuators is supplied by a sequence of pulses. The intensity level (or force with which the performer strikes the key) is digitized to a binary bit form and recorded on magnetic tape as a series of binary bits in a given time frame or frames of a timedivision-multiplexed signal. The width of the sequence of pulses as supplied to the solenoids is modulated in accordance with the binary bits of the digitized signal whereby the average drive intensity supplied to the selected solenoids is a function of the width of said pulses. A number of demultiplex systems are known in the prior art of electronic musical instruments and reference is made to Englund US Patent 3,604,299 and Maillet US Patent 3,789,719 as recent examples. Maillet uses a triac and operates his solenoid from the 115 VAC line.The triac cuts off on the half cycle unless it is gated on. The only way for the circuit to work consistently would be for a very high sampling rate. Even then there would be considerable 60 cycle hum. Englund utilizes a pulse stretching technique which is an analog control and hence may limit how rapidly the instrument may be played. That is, it requires time to cut solenoids off.

The present system avoids these problems.

It centres on an 8 bit addressable latch and a bit counter. The first three counts of the bit counter are the bit address counts and go to the address inputs of the addressable latch circuits. The last four counts of the bit counter are decoded using four to sixteen decoder. One of the 16 decoded outputs goes to one of 16 latches which in turn enables each 8 bit addressable latch one at a time and in the same sequence as the multiplex function. As the bit address count addresses a bit, the enable input enables latch: if the data is high, a high is latched into that output, and if the data is low, a low is latched into the output.

The invention is described further hereinafter, by way of example, with reference to the accompanying drawings, in which : - Fig. 1 is a block diagram of an electronic record and player system for musical instruments; Figs. 2(a), (b) and (c) are a sequence of waveform diagrams taken from page 42 of the Telemetry Standards Document 10671; Fig. 3A and Fig. 3B taken together are a detailed schematic of the key switch scanning and encoding system incorporating the invention; and Fig. 3C is a chart illustrating the bit assignment in a player piano system incorporating the invention, it being understood that other instruments, such as organs, may have different bit assignments; Figs. 4A and 4B, taken together, are a detailed schematic of the playback electronics; Figs. 5 (a-j) are illustrative waveform diagrams with the various points in Figs.

3A, 3B, 4A and 4B indicated to the right of each waveform, for convenience, the data bits in each bit period or cell are shown at the top and bottom of Fig. 5; and Fig. 6(a) is a waveform diagram of the "D Pulse" (Figs. 4A and 4B) illustrating various problems which can occur in the playback of a recorded musical presentation and Fig. 6(b) is a waveform diagram of the "blank" pulse corresponding thereto.

Referring now to Fig. 1, the keyboard of a piano is designated by the numeral 10 and constitutes the keyboard-pedal data source. It could be any musical keyboard source instrument such as a harpsichord, carillon, organ, piano, etc., and each output or switch actuation is indicated by a single line 11-1 through ll-N, the number of such output lines corresponding to the number of key switch actuations to be sensed and recorded, for example, eighty keys (in one embodiment disclosed herein). The "sustain" and "soft" pedals of an eighty-eight key piano may also be sensed. A sequence of synchronizing bits from sync generator 10-S is provided on line ll-S. A multiplexer 12 (shown in detail in Fig. 3) scans or looks at each individual line 11-1 . . . ll-S in a time sequence which constitutes frames.

Thus, the key switch, sustain and soft pedal, actuations are sensed by the digital multiplexer 12, one at a time, and in a generally sequential fashion as shown on the bit assignment chart of Fig. 3c. However, if no transpositions are contemplated, it is not necessary that they be sequentially examined, it being evident from the description given in connection with Fig. 3 that they may be looked at or scanned in groups and in any fashion or order, the only criteria being that the position of the particular switch in its scan time be maintained. in the entire system. The timing source T is shown in Fig. 3B and is described in the section hereafter entitled "Multiplexing".As shown in the Bit Assignment Chart (Fig. 3c), bit positions 121-128 are sync bits and are constituted by 11111101 and these are generated by sync generator 10-S which provides a set of eight bits which are sequenced by multiplexer 12 in the same way as key switch actuations. The block labelled "timing source" is a conventional clock pulse generator which generates time frames for the multiplexer 12 for converting the parallel data input to serial form.

The multiplexer thereby translates the parallel data of the key switch actuations to a serial data stream along its output line 13. This data is then encoded to a bi-phase space (or mark) signal in bi-phase space (or mark) encoder 14 and then recorded on a tape in tape recorder 15. It will be appreciated that tape recorder 15 is conventional in all material respects and need not be described in any detail herein. For example, it can be the same as is disclosed in any of the prior art patents referred to above for recording digital data on tape.

As mentioned earlier, there is a slight difference in the time when a key of a piano, for example, is struck and when the note reaches the maximum sound intensity so that if a microphone is used to detect intensity, a delay (not shown) may be introduced prior to the encoding of the keyboard binary bits at positions 1-88 of a bit assignment chart of Fig. 3c (all 88 keys of a piano have assigned bit positions, but as shown in the bit assignment chart need not all be recorded). On the other hand, acceleration sensing devices or other forms of transducers may be used to measure the acceleration or force with which the key is struck by the artist and this data converted to binary form as the expression data for recording on tape without such delay.

On playback by the tape recorder 15, the bi-phase space (or mark) data appears at the output of a read head and is fed through correcting networks and amplifiers to recover the digital signal. The data from the read head is approximately a sine wave, but the output from the amplifier on line 16 is a square wave signal. Moreover, the signal from the read head has encoded therein the clock data which must be recovered and used in the demultiplexing operation.

The time recovery, bit dropout, sync counter, bit and frame counter circuitry is shown in Figs. 4A and 4B and described in detail in the section entitled "The Decoder", which recovers the timing signals, "The Data Dropout Detector" which detects the bit dropout, "Sync Counter" for counting frames of sync pulses and the demultiplex and latch circuit.

The bi-phase space (or mark) decoder circuit 17 decodes the incoming data on line 16 and applies same to demultiplexer 18 which distributes the data to the appropriate control channels in the storage and solenoid actuator circuits 19.

The playback logic, shown in Figs. 3A and 3B also decodes the expression bits and provides bass and treble outputs to control the volume of play.

Referring now to Fig. 2, the waveforms of a sequence of data bits (10110001101) are shown in three different bi-phase encoding schemes, the first of which is shown in line A of Fig. 2, namely, the bi-phase level encode scheme. As disclosed in the abovereferenced Telemetry Publication, this biphase level (or split phase Manchester II + 180 ), a "one" is represented by a 1 0, and a "zero" is represented by a 0 1. Thus, the sense of the transition as well as the position thereof represents data. In the bi-phase space (or mark), shown in line B of Fig. 2, there is a transition at the beginning of every bit period. However, a "one" is represented by no phase shift, i.e., a zero crossing, at the middle of (or interbit) the bit period.On the other hand, a "zero" in contrast is represented by a 180C phase shift (i.e. no transition or zero crossing) at the middle of (interbit) the bit period).

The exact opposite of the bi-phase space (or mark) is shown in line C of Fig. 2 wherein a transition occurs at the beginning of every bit period as in the case of the bi-phase space encoding scheme, but in this case, the representations of the one and the zero is exactly the reverse of that shown for the bi-phase space. Thus, in either the bi-phase space or the bi-phase mark, the sense of the transition is ignored and conveys no information whatever and it is the presence, in the case of the bi-phase mark, or absence, in the case of the bi-phase space, of a transition which determines the data.In accordance with the preferred practice of the present invention, the bi-phase space or mark encoding format is utilized since in this case, the predominant number of data bits is in the zero format so that the data stream looks essentially like all zeros and if a data dropout, loss of sync, etc. occur, the system immediately picks up playing zeros, e.g. not striking any notes. Some texts and literature may identify a bi-phase mark code as a bi-phase space and vice versa; and some identify the code as "frequency doubling" or "pulse width NRZ 1 . . .", e.g. see "Digital Magnetic Tape Recording for Computer Applications" by L. G.

Sebestyen, Chapman and Hall, 1973.

MULTIPLEXING Referring now to Figs. 3A and 3B, each of the key switches is designated by the numeral S-l, S-2. . . S-80, there being eight such switches in a module, each switch having an isolation and blocking diode associated therewith, such diodes being labelled CR-1 and associated with switch S-l and CR-80 is associated with switch S-80, etc. These key switches are multiplexed in ten groups of eight and integrated circuit selector U- 1 selects them one at a time in sequential order until eight are selected. The selector circuit U-l has as its inputs clock/2, clock/4 and clock/8 inputs from seven stage counter U-6. The input to this counter is the clock input and it comes from a timer circuit 30. Timer circuit 30 contains a conventional oscillator which with a two-stage counter on its output stage so that the output is clock and clock times two. The clock signals "CLK" are applied as the ,inputs to terminal 1, the seven stage counter U-6, which in effect is a binary decimal decoder having its coded outputs on its output terminals 3, 4, 5 and 6 respectively, applied to the input terminals 20, 21, 22 and 23 of one of sixteen select circuit U-5. Select circuit U-5 has terminals 1-17 and the first ten outputs are used as enable signals on output lines 310 through 31-9. Thus, each of the modules containing switches S-1--S-80 is enabled or strobed one at a time.The clock pulses, clock/2, clock/4, and clock/8- from terminals 9, 11, and 12 of U-6 are applied to the input terminals 9, 10, and 11 of integrated circuit U-l and in . conjunction with the 12-volt supply and resistors R-3 R10, sequentially sample each of the switches via their blocking diodes CR-1 CR-80. Accordingly, there appears on the output terminal of integrated circuit U--i, a series of pulses, and in the disclosed embodiment, there will be one hundred and twentyeight bit periods within a given time frame, i.e., the time it takes for a pulse to activate output terminal 17 of one of select circuits U-5. As shown in Fig. 3c, big positions 89104 are not used and bit position 116 is not used along with bit positions 119 and 120.

As shown on--the "bit assignment chart", the sustain and soft pedals occupy bit positions 117 and 118 in the frame whereas the bit 105-109 and 111-115 are used to activate the bass theme and bass theme intensity levels and- the treble theme and treble intensity controls, respectively. Finally, bit positions 121-128 are assigned to the synchronizing bits which are generated when a stroke pulse appears on pin 17 of U-5, the zero at bit position 127 is a check bit.

ENCODING FIGS. 3A and 3B It will be noted that the output of the selection circuit U-l is in time frames with with the data being in non-return to zero code format. This data (Fig. 5a) is applied as one input to the encoding circuit. As discussed earlier, in the recording of keyboard music, the information is highly weighted with zeros, that is, there are no key closures and, therefore, according to this invention, the code is such that for a slow recorder the data (ones and zeros) would all look like zeros. As shown at page 42 of the Telemetry Standards Document 106-71, the bi-phase space code has as zeros information the wide spacing between transitions. The information is contained in the transitions only and not in the direction or sense of the transition as in the bi-phase level code.Therefore, the data may be inverted and still be satisfactorily recovered.

If a dropout occurs, the data detector immediately regains phasing without errors as discussed later -.herein The circuit: utilized to generate the code is shown in Fig. 3B 3 and has a NAND gate U-4C which receives the NRZ data from the multiplexer circuit 12. The NR'Z.data is gated in NAND gate U-4C at the.clock rate to generate the JK inputs to flip flop U-2B; The 2x clock is applied as one input of U-2B and the output of NAND gate U-4C.are applied as inputs to produce and generate the bi-phase space/ mark data. This data is applied to an output follower circuit (which is not here relevant) and this signal is the signal that is applied to the input terminals of the recorder for shaping and recording upon magnetic tape.

Thus, as the artist plays the music upon the keyboard, the keyboard switches, S-i- S-80, are closed and are scanned at a selected clock rate. This data - is then multiplexed by the multiplexing arrangement described earlier herein to provide an NRZ data which is gated in NAND gate U-4C to generate the JK inputs to flip flop U-2B.

The 2x clock from timer 30 (Fig. 5b) clocks the flip flop and the Q output of U-2B is the bi-phase space code (Fig. 5b) which is tape recorded.

It is, of course, not necessary that the musical data originate with a keyboard, for example, a punched paper piano roll can be converted to tape form by a brush-hole sensing arrangement with the brushes scanned as if they were the key switches S-1--S-80.

--THE DECODER (FIGS. 4A and 4B) Signals on line 1 from the tape are applied via optical coupler U1. Such optical couplers are conventional and include an optically coupled diode-transistor pair and their isolating, base bias and collector load resistors R, R6 and R7, respectively. The output signal being amplified by transistor 40 (Q1) whose collector is connected via resistor R8 to the supply voltage.

The decoder is shown in Figs. 4A and 4B and includes the EDGE detection circuit detection circuit utilizing U-2, the "D Pulse" monostable U-3, and the decoder using U-18.

The four exclusive OR gates of U-2 (U-2A, U-2B, U-ZC and U-ZD) and the delay generated by capacitor C1 generate a narrow spoke called EDGE as shown in Fig. 4A. Referring to Fig. 4A, when a zero is present at pin 9 of U-2C, pin 8 thereof will be high which places a high at pin 2 of U-2A and its output pin 3 will go high delayed by capacitor C1. This is applied to pin 13 of U-2D so that pin 11 thereof will go low and pin 6 of U-2B goes high. At the next transition (the small "b" shown in the waveform diagram leading into pin 9 of U-2C) pin of U-2B will go low and pin 4 remains high momentarily so that a negative going pulse appears at pin 6 of U-2B.

Each time a transition occurs, another pulse is produced. These pulses are supplied to pin 5 of the monostable multivibrator U-3 and each time pin 5 of the multivibrator goes from zero to high, the output pin of the multivibrator will go high. The multivibrator U-3 begins to time out when set by RC resistors 46, 47 and capacitor 45. The time out is set to be three quarter bit time. Once U-3 has timed out, pin 6 of the multivibrator U-3 returns to zero ready to be re-set. Multivibrator U-3 then produces one output for each bit.

DATA DROPOUT DETECTOR As described earlier, and with reference to Fig. 6, if a dropout of data occurs in the tape recording, there can be a loss of sync which could cause wrong notes to be struck during the frame of data in which the dropout occurs and this can be quite disconcerting to the listener. The same disconcerting playing of notes could occur if the tape recorder were stopped while notes are being played. The objective of this portion of the present system is to sense or detect the dropout of data so as to prevent the playing of undesirable notes and/or avoid damage to the system. The circuit portion of Figs. 4A and 4B which is most significant for this aspcct of this invention is block U-4 which is retriggerable data detector.

The output of retriggerable monostable multivibrator circuit U-4 stays high as indicated in the waveform diagram from the Q output terminal 8 for a time determined by the values of feedback capacitor 38 and resistor 39. A diode 38D is used to discharge the capacitor 38. In the beginning, pulses are applied from the tape recorder output circuit, which are amplified by transistors Q1 and Q2 and their associated resistor networks and applied as an input to optical couple Ü-1. This optical coupling circuit U-l is conventional, having as an output thereof a square wave which is applied as an input to transistor amplifier 40.

The output of transistor amplifier 40 is the bi-phase space encoded data. The edges trigger the non-retriggerable monostable multivibrator U-3 and the length of time the Q output of this multivibrator is high is determined by capacitor 45 and resistors 46 and 47, resistor 46 being adjusted so that the D pulse output is three quarters the bit time of the information. With the bi-phase space/mark code described above, when the first zero of the data occurs, the monostable begins to trigger on the edge that exists at the end of the bit cell. As noted earlier, there is a transition at the beginning of every bit period which is the same as the end of the bit cell for the preceding period. The edge that occurs, due to a one on the middle of the bit cell is ignored due to the timing and delay which comes about from the adjustments of the capacitors and resistors described above.The edge is then utilized to clock the CLK or clock input to D flip flop U-18, and the D pulse is applied to the D input of edge detector U-18, with the Q output thereof shown in Fig. 5. The negative edge of the D pulse is used to store the output of U-18 into the input register of the eight bit input register U-19. The NRZ data is recovered as shown in Fig. 5.

The NRZ data at the Q output of U-18 may be supplied to a shift register (not shown) for transposition purposes, if desired.

Referring now to the retriggerable monostable multivibrator U-4, as long as the positive going edges occur in less than the predetermined time, the monostable is reset and begins timing out again. If, due to a slow tape speed, data dropout or recorder stopping, or no information being recorded on the tape, e.g., a blank tape, no edge occurs in the D pulse input of retriggerable data detector U-4 and the device times out and clears the sync counter constituted by integrated circuits U-lOA and U-lOB and the input register both of which prevent notes from being struck or held in a closed state.

The timing shown in Fig. 6 is adjusted to just longer than the expected time between the positive going edge of the D pulse. If the edge does not occur during the expected time, the output drops and clears the system.

THE SYNC COUNTER As discussed earlier (Figs. 4A and 4B), if there is a loss of synchronization, wrong notes can be struck by the musical instrument which can be quite disconcerting. The prior systems sensed these sync codes and automatically reset. In accordance with the present invention to ensure that at power on, and at the start of a tape recorder or after a data dropout on the tape, no wrong notes are struck, a sync counter has been utilized to count three sync codes before allowing any note to be struck (these would be the three sync sequences in the bit assignment chart at bit positions 121-128). This counter is reset by the output of data detector circuit U-4 line 48 (labeled "Blank") that detects if there is data dropout on the tape or the tape recorder is running at the wrong speed or that the power has just been turned on. This sync counter, constituted basically by integrated JK flip flop circuits U-1OA and U-lOB, also allows for the possibility that the sync code could possibly occur randomly in the data information and rejects the false sync.

The retriggerable data detector circuit U-4 has a blank output which clears the counter to a zero count if there is not any data being received, at power on, if the tape dropout occurs or if tape speed variations exist. If the Q output of U-lOA or U-1OB is zero, U-llB NAND gate is high, a register clear pulse clears all output registers to thereby prevent any keys (notes) from being played. Therefore, until both JK flip flops U-1OA and U-1OB outputs are high (one) there cannot be any notes played or struck.

NAND gate U-13A output "load" holds the bit counters U-14 and U-15 to all ones count, which, in turn, is detected by NAND gate U-9. When the incoming data from U-18 is shifted through the eight bit input register U-19, and contains the sync code, the NAND gate U-6 detects same and sync detect output becomes low. When the outputs of NAND gates U-6 and U-9 are low as well as the Q output of JK flip flop U-1OB and the data detector (Q of U-4) is high, the next pulse (the D pulse at Q of U-3) is coupled through resistor R-ll and diode CR-2 and delayed by capacitor 13 and clocks U-1OA and U-1OB as well as clocking the bit counter which has been released by U-13A load 27 output.

At this time, the J and K outputs of flip flop U-lOA are zero and the J and K outputs of U- lOB are one and the CLK changes U-1OB Q to a one and inverted Q to a zero. The bit counter U-14, U15 continues to count until it counts 128 counts and returns to all ones again. If the data is correct and the retriggerable data detector U-4 blank output stays high, the sync code is again in the eight bit register U-19. U-6 and U-9 detect the sync time again together.

Their outputs are inverted and applied to NAND gates U-il A and U-8B which via NAND gates U-8A allows U-1OA J to go to a one and the U-1OA K input to zero, while U-1OB J go to one. When the U-1OA and U-1OB are clocked, they both change states so as U-1OA Q is one and U-1OB is zero. The register clear (Reg. Clr) signal stays high and the keys are still not allowed to play. After 128 more counts, U-1OB J is high and upon clocking, U- lOB Q becomes a one and the register clear becomes a zero, thus allowing the notes to be struck.

In essence, then, the system requires two complete frames of 128 bits before any notes may be struck after any- disturbance causing the data detector or sync detect NAND gate to indicate a malfunction. The counting of two frames of sync pulses is illustrated in the context of Vincent Patent 3,905,267.

Inverters, such as U-12, U-12A--U-12-F are conventional integrated circuit digital pulse inverters (e.g., a digital "one" becomes a digital "zero" and vice versa) are used where the logic of the system requires it and a detailed description is not necessary.

Likewise, isolating or blocking, etc. diodes such as CR-3-CR-2O are used in conven- tional manner and are not inventive with the applicant herein.

DEMULTIPLEX AND LATCH The bit counters U-14 and U-15 along with the 8 bit input register U-19 demultiplex the serial data stream from the Q out put terminal of U-18. Each succeeding bit is sequentially shifted into shift register U-19, and then transferred to latch circuits L- 1, L-2 . . . L-N corresponding to the number of modules (10 in this case) containing key switches S- 1-5-80. Bit counter outputs CTR-8, CTR-16, CTR-32 and CTR-64 are supplied to a 4 line to 16 line converter U-5 so that upon the output lines thereof appear, in sequence, enabling pulses for each of the latch circuits L. The D pulse from pin 6 of U-2 is coupled via NAND gate U-li C (connected as an inverter) and series resistor R15 and shunt capacitor C-4 and similarly connected NAND gate U-llD to the 4-line to 16-line converter U-5.Bit counter outputs CTR-1, CTR-2, CTR-3 are the unit select inputs to expression and pedal latch circuits EPC I and EPC II (U-20 and U-21). As shown in Fig. 4B, each latch circuit L1, L2, . . . LN receives the data bits on their respective data input terminals from the 8-bit input register U19 (Fig. 4A) which delays the data one bit time. The data is supplied serially in the storage units of the latch circuits L1, L2 . . . LN. As the data is sent, counters U14--U15 (Fig. 4B) and the 4-line to 16-line converter U5 set the storage place in the latch circuits for each bit.Thus, the counter 1, counter 2, and counter 4 output bits (CTR1, CTR2, and CTR4) determine which place a bit is to be stored in a group of eight so that as each latch circuit is enabled, the data bits issuing from the 8-bit register, delayed one bit at a time, are stored in the latch circuits with the outputs of the 4-line to 16-line converter (U5 of Fig. 4B). A total of 16 groups times 8 per group which makes 128 channels with the first group being selected by the one output terminal of U5 and as indicated in Fig. 4B.

Thus, each of the latch circuits L stores the musical information contained in a data cell of the 128 bit time frame. Driver transistor AND gates DG, one for each key on the keyboard receive as one input a signal from the latch or storage circuits L. The second input to the driver transistor AND gate DG is a sequence 6f pulses which are width modulated according to the information stored in expression and pedal control latch circuits EPL.

EXPRESSION A low frequency (200 Hz) oscillator 70 supplies pulses to a pair of pulse width modulatable one shot monostable multivibrators 71 and 72 for the bass and treble keys, respectively. The pulses from oscillator 70 have their minimum width set by a variable resistor 73 which thus sets the minimum width of the pulses from multivibrators 71 and 72. Each multivibbrator 71 and 72 has its timing set by capacitors 74 and 75, respectively, in conjunction with resistors 76-80 for the bass volume and resistors 81-85 for the treble volume.Combinations of resistors 7680 and combinations of resistors 81-85 are selected by the information enabled by counter bits CTR-1-CTR-3 which have been stored in expression and pedal control latch circuits U-20 and U-21, which are enabled by two successive outputs (line 13 and line 14) from the four line to sixteen line converter U-5.

This stores the treble and bass expression bits in latch circuits EPL-1 and EPL-2 along with the soft and sustain pedal controls. It will be noted that the latter are also prevented from being actuated on data dropout, loss of sync, etc. by a "Register Clear" signal at U-17B and U-17D. The stored bits are used to vary the number of resistors R76-R80 and R81--R85 (which are essentially binary weighted) in circuit with timing capacitors 74 and 75, respectively, to thereby vary the charging rate of the capacitors according to the combination of resistors which have been, in effect, connected in circuit with a capacitor (74 or 75), to thereby vary the width of the pulses established by U-22A for bass effects and U-22B for treble effects.

The bass effect pulse width pulses are supplied to the group of driver transistor AND gates DG-B for the bass notes solenoid control as the second input thereto and the treble effect pulse width modulated pulses are supplied to the driver transistor AND gates DG-T for the treble note solenoid control transistors.

If the sync pulse sequence is detected and there has been no loss of sync, data dropout, etc. as described above, the musical notes stored in the latch circuits are played.

WHAT WE CLAIM IS:- 1. A system for re-creating a musical presentation on a keyboard musical instrument wherein the musical note data is stored as magnetic flux transitions on a single channel of magnetic tape in serial sequence of time division multiplexed frames of data cells, each frame having a sequence of selfclocking data cells in which are stored in encoded form musical note data and control signals, means for reading the magnetic flux transitions recorded on said magnetic tape, means for recovering a clocking signal from said self-clocking data cells, a decoding means for decoding the encoded musical note data, means controlled by the recovered clocking signals for demultiplexing and storing the decoded musical note data in groups, electrically operated music producing means, and means for applying the stored decoded data groups to said electrically operated music producing means to reproduce the music as recorded.

2. A system as claimed in claim 1 including means for storing said musical presentation on said magnetic tape comprising, an electronic keyboard musical instrument having selectively actuatable music note key switch devices, means for scanning said music note key switch devices during the manual actuation thereof by a musician, in the original creation of said musical presentation, and producing signals corresponding to actuation or non-actuation of said music keynote switches, means for encoding and recording said signals in said serial sequence of time division multiplexed frames of data cells, each frame having a serial sequence of encoded data in a series bit periods constituting said data cells, said data cells being recorded on said magnetic tape so that there is one sharp magnetic flux transition at the beginning of each data cell and the presence or absence of an additional sharp flux transition proximate the centre of the data cell corresponds to the actuation or non-actuation, respectively, of said music note key switches.

3. A system as claimed in Claim 1 including means for generating a sequence of synchronizing bits at a selected position therein to constitute a synchronizing signal, counter means for counting at least two sets of synchronizing bits, and means controlled by said counter means for preventing the playing of any notes by said music producing means until a continuous sequence of two sets of synchronizing bits occurs in at least two succeeding time frames.

4. A system as claimed in Claim 1 including means for preventing the playing of any notes on loss of any data in any one time frame.

5. A system as claimed in claim 4 wherein said means for preventing the playing of any notes on loss of any data in any one time frame includes first means for detecting the loss of at least one data bit in said data bit stream and second means operative on said first means detecting loss of a data bit.for preventing the playing of

**WARNING** end of DESC field may overlap start of CLMS **.

Claims (1)

1. **WARNING** start of CLMS field may overlap end of DESC **.

   modulated according to the information stored in expression and pedal control latch circuits EPL.

   EXPRESSION A low frequency (200 Hz) oscillator 70 supplies pulses to a pair of pulse width modulatable one shot monostable multivibrators 71 and 72 for the bass and treble keys, respectively. The pulses from oscillator 70 have their minimum width set by a variable resistor 73 which thus sets the minimum width of the pulses from multivibrators 71 and 72. Each multivibbrator 71 and 72 has its timing set by capacitors 74 and 75, respectively, in conjunction with resistors 76-80 for the bass volume and resistors 81-85 for the treble volume.Combinations of resistors 7680 and combinations of resistors 81-85 are selected by the information enabled by counter bits CTR-1-CTR-3 which have been stored in expression and pedal control latch circuits U-20 and U-21, which are enabled by two successive outputs (line 13 and line 14) from the four line to sixteen line converter U-5.

   This stores the treble and bass expression bits in latch circuits EPL-1 and EPL-2 along with the soft and sustain pedal controls. It will be noted that the latter are also prevented from being actuated on data dropout, loss of sync, etc. by a "Register Clear" signal at U-17B and U-17D. The stored bits are used to vary the number of resistors R76-R80 and R81--R85 (which are essentially binary weighted) in circuit with timing capacitors 74 and 75, respectively, to thereby vary the charging rate of the capacitors according to the combination of resistors which have been, in effect, connected in circuit with a capacitor (74 or 75), to thereby vary the width of the pulses established by U-22A for bass effects and U-22B for treble effects.

   The bass effect pulse width pulses are supplied to the group of driver transistor AND gates DG-B for the bass notes solenoid control as the second input thereto and the treble effect pulse width modulated pulses are supplied to the driver transistor AND gates DG-T for the treble note solenoid control transistors.

   If the sync pulse sequence is detected and there has been no loss of sync, data dropout, etc. as described above, the musical notes stored in the latch circuits are played.

   WHAT WE CLAIM IS:-

   1. A system for re-creating a musical presentation on a keyboard musical instrument wherein the musical note data is stored as magnetic flux transitions on a single channel of magnetic tape in serial sequence of time division multiplexed frames of data cells, each frame having a sequence of selfclocking data cells in which are stored in encoded form musical note data and control signals, means for reading the magnetic flux transitions recorded on said magnetic tape, means for recovering a clocking signal from said self-clocking data cells, a decoding means for decoding the encoded musical note data, means controlled by the recovered clocking signals for demultiplexing and storing the decoded musical note data in groups, electrically operated music producing means, and means for applying the stored decoded data groups to said electrically operated music producing means to reproduce the music as recorded.

   2. A system as claimed in claim 1 including means for storing said musical presentation on said magnetic tape comprising, an electronic keyboard musical instrument having selectively actuatable music note key switch devices, means for scanning said music note key switch devices during the manual actuation thereof by a musician, in the original creation of said musical presentation, and producing signals corresponding to actuation or non-actuation of said music keynote switches, means for encoding and recording said signals in said serial sequence of time division multiplexed frames of data cells, each frame having a serial sequence of encoded data in a series bit periods constituting said data cells, said data cells being recorded on said magnetic tape so that there is one sharp magnetic flux transition at the beginning of each data cell and the presence or absence of an additional sharp flux transition proximate the centre of the data cell corresponds to the actuation or non-actuation, respectively, of said music note key switches.

   3. A system as claimed in Claim 1 including means for generating a sequence of synchronizing bits at a selected position therein to constitute a synchronizing signal, counter means for counting at least two sets of synchronizing bits, and means controlled by said counter means for preventing the playing of any notes by said music producing means until a continuous sequence of two sets of synchronizing bits occurs in at least two succeeding time frames.

   4. A system as claimed in Claim 1 including means for preventing the playing of any notes on loss of any data in any one time frame.

   5. A system as claimed in claim 4 wherein said means for preventing the playing of any notes on loss of any data in any one time frame includes first means for detecting the loss of at least one data bit in said data bit stream and second means operative on said first means detecting loss of a data bit.for preventing the playing of

   any further notes in the re-creation of said musical presentation.

   6. A system as claimed in Claim 5 including means for resuming the re-creation of said musical presentation upon detection of at least two successive of said time frames.

   7. A system as claimed in Claim 5 wherein a change in the rate of said serial data stream constitutes said loss of at least one data bit, and said means for detecting detects said change in rate.

   8. A system as claimed in Claim 3, wherein said data stream is in relative time frames, each time frame containing its own sequence of musical information bits and frame sync bits in data cells, the further step of detecting at least more than one set of said frame sync bits, and causing the resumption of re-creating said musical presentation upon detection of said at least more than one set of frame sync bits.

   9. A system as claimed in Claim 8 including the step of detecting decrease in the rate of said serial data stream, and preventing the playing of any further notes upon detection of said decrease in rate.

   10. A system as claimed in Claim 2 wherein said electrically operated music producing means includes a solenoid actuated keyboard and including means to recreate expression effects, comprising means for recording on said magnetic tape a sequence of binary bits, the said binary bits being weighted corresponding to a given intensity level, means for reading said binary bits, means for producing a sequence of pulses and controlling the energization of selected solenoids thereby, and means for modulating the width of said pulses in said sequences applied to one or more selected solenoids in accordance with the weight of said binary bits to thereby vary to average drive intensity of said selected solenoids as a function of the width of said pulses.

   11. A system as claimed in claim 2 wherein said means for demultiplexing includes temporary storage means for sequentially storing the musical data in said data cells in a given time frame, a plurality of groups of latch circuit means, one for each of the notes of said instrument to be played, for receiving and storing the musical data temporarily stored in said temporary storage means, counter means for counting said data cells and producing and enabling pulse unique to each group of said latch circuit means, and there being one such enabling pulse produced for each group of latch circuits, means for applying said enabling pulses, in the sequence of their production following temporary storage of musical data in said first storage means to thereby sequentially transfer the data in a selected group data cells, to the latch circuits enabled by said enabling pulses, and means for sensing the end of a frame of data and causing the simultaneous transfer of musical data from said latch circuits to said musical instrument to cause the playing of the musical information stored in said data cells.

   12. A system as claimed in Claim 11 wherein said musical instrument includes a plurality of electrical solenoids, one for each note to be played on said instrument, transistor means for controllably driving each said solenoid, at least some of said musical data cells in a time frame having contained therein expression data bits corresponding to intensity, a further latch circuit means for storing said expression data bits, said means for counting said data cells also producing enabling pulses unique to said further latch circuit means, means for deriving a sequence of pulses for controlling said transistor, and means for modulating the width of said sequence of pulses as a function of the data bits stored in said further latch circuit means.

   19. A system for re-creating a musical presentation substantially as hereinbefore particularly described with reference to and as illustrated in the accompanying drawings.