GB1536844A - Generation of mathematical functions - Google Patents
Generation of mathematical functionsInfo
- Publication number
- GB1536844A GB1536844A GB804575A GB804575A GB1536844A GB 1536844 A GB1536844 A GB 1536844A GB 804575 A GB804575 A GB 804575A GB 804575 A GB804575 A GB 804575A GB 1536844 A GB1536844 A GB 1536844A
- Authority
- GB
- United Kingdom
- Prior art keywords
- interpolation
- value
- mid
- values
- order
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/17—Function evaluation by approximation methods, e.g. inter- or extrapolation, smoothing, least mean square method
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
- Error Detection And Correction (AREA)
Abstract
1536844 Interpolation BELL & HOWELL Ltd 18 Feb 1976 [26 Feb 1975] 8045/75 Heading G4A In a method of obtaining the value of one of a first variable y and a second variable x for a given value of the other variable, where y is a function of x given by with Bi a linear polynomial expression in x of the ith order and d i a coefficient, first and second digital function values, defining an initial segment of the function, and at least second-, third- and fourth-order correcting terms, are stored. The function values are linearly interpolated to obtain a digital mid-point value and to create two new segments, one of which is UP with respect to the mid-point value and the other of which is DOWN, the mid-point value being compensated by the addition of the second-order correcting term. It is then determined whether the new segment of interest for the next stage of the method is UP or DOWN with respect to the compensated mid-point value. The determined UP/DOWN information is then used to effect replacement of one of the function values by the compensated mid-point value to create a new segment containing the desired or given value of the independent variable. Updated values of the second-, third- and fourth-order correcting terms (K, C and Q say) are then obtained as follows: where the Œ signs are taken according as the new segment is UP or DOWN. The above calculation steps are then iterated until the desired accuracy is achieved. The independent variable x is preferably normalized to lie in the domain 0, 1 and the UP/DOWN information is then determined, in the case of direct interpolation, i.e. interpolating y for a given value of x, by examining in turn each bit of the stored binary independent variable x, the nth bit determining whether the new segment for the (n+1)th stage of the method is UP or DOWN. Correcting terms higher than the fourth order may be employed, and the Specification gives a discussion of the method up to the eighth order and of the various polynomial expressions which may be used. Each such polynomial expression may be selected to have either odd or even symmetry about the x domain centre. The method may be embodied in physical form such as in a programmed read-only memory, and is implemented by programming a computer or by hardware designed for the purpose. Fig. 8 shows details of such hardware for implementing the method. Initially the first and the second digital function values and the correcting terms are entered into a random access memory 12. Since the divisors in the updating equations are all powers of two, divisions are effected by transferring values from the memory 12 to shift registers 14, 16 and shifting the appropriate numbers of bit positions. Addition or subtraction of the values in shift registers 14, 16 is performed by a full adder 18 controlled by logic 30 in turn controlled by the determined UP/DOWN information from a detector 36 (direct interpolation being assumed). At each stage of interpolation the independent variable x is shifted one bit position in its shift register 32. Accordingly, a detector 38 detects when x has been shifted entirely out of the shift register 32 and generates a signal terminating the interpolation. In the case of inverse interpolation, i.e. interpolating x for a given value of y, the interpolated value of y is compared with the given value of y to determine the UP/DOWN information, a 1 or a 0 being stored at the corresponding bit position of x. For the interpolation of well-behaved functions it is found that sufficient accuracy is achieved if each linear polynomial expression B i has a peak amplitude approximating unity, and the majority of the description is based on this assumption. In other cases the B i need to be resealed to achieve sufficient accuracy, and a brief discussion of such resealing requirements is given.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB804575A GB1536844A (en) | 1975-02-26 | 1975-02-26 | Generation of mathematical functions |
DE19762606981 DE2606981A1 (en) | 1975-02-26 | 1976-02-20 | METHOD FOR GENERATING VALUES OF MATHEMATICAL FUNCTIONS |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB804575A GB1536844A (en) | 1975-02-26 | 1975-02-26 | Generation of mathematical functions |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1536844A true GB1536844A (en) | 1978-12-20 |
Family
ID=9844732
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB804575A Expired GB1536844A (en) | 1975-02-26 | 1975-02-26 | Generation of mathematical functions |
Country Status (2)
Country | Link |
---|---|
DE (1) | DE2606981A1 (en) |
GB (1) | GB1536844A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0669585A2 (en) * | 1994-02-26 | 1995-08-30 | Deutsche ITT Industries GmbH | Iterative Interpolator |
-
1975
- 1975-02-26 GB GB804575A patent/GB1536844A/en not_active Expired
-
1976
- 1976-02-20 DE DE19762606981 patent/DE2606981A1/en not_active Withdrawn
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0669585A2 (en) * | 1994-02-26 | 1995-08-30 | Deutsche ITT Industries GmbH | Iterative Interpolator |
EP0669585A3 (en) * | 1994-02-26 | 1997-12-29 | Deutsche ITT Industries GmbH | Iterative Interpolator |
Also Published As
Publication number | Publication date |
---|---|
DE2606981A1 (en) | 1976-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1363073A (en) | Generation of trigonometrical and other functions by interpolation between point values | |
GB1536845A (en) | Generation of mathematical functions | |
US4991188A (en) | Digital frequency divider | |
GB1011245A (en) | Improvements in or relating to digital computers | |
JP2585649B2 (en) | Division circuit | |
US5113362A (en) | Integrated interpolator and method of operation | |
JPH05506735A (en) | Address processor for signal processor | |
US5574677A (en) | Adaptive non-restoring integer divide apparatus with integrated overflow detect | |
GB1536844A (en) | Generation of mathematical functions | |
US3720875A (en) | Differential encoding with lookahead feature | |
JPH02292632A (en) | Multiplier circuit | |
JP2766133B2 (en) | Parallel-serial data conversion circuit | |
JPS61251329A (en) | Dpom encoder with small internal computation speed | |
KR960015194A (en) | Absolute value calculation method and circuit | |
SU1061157A2 (en) | Interpolator | |
US3633002A (en) | Integrator for use in digital differential analyzer systems | |
Bejancu et al. | Finite difference end conditions and semi-cardinal interpolation with quintic B-splines | |
GB813768A (en) | Electrical circuit for comparing two numbers | |
JPH0125443B2 (en) | ||
SU1107131A1 (en) | Function generator | |
JP3074958B2 (en) | Serial multiplier with addition function | |
SU930314A1 (en) | Logarithmic function computing device | |
SU1117590A1 (en) | Digital interpolator | |
SU1037272A1 (en) | Function converter | |
JPS593704B2 (en) | Period comparison circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |