GB1485189A - Apparatus for controlling the transfer of data between the central memory and the peripheral units of a data-processing system - Google Patents

Apparatus for controlling the transfer of data between the central memory and the peripheral units of a data-processing system

Info

Publication number
GB1485189A
GB1485189A GB417475A GB417475A GB1485189A GB 1485189 A GB1485189 A GB 1485189A GB 417475 A GB417475 A GB 417475A GB 417475 A GB417475 A GB 417475A GB 1485189 A GB1485189 A GB 1485189A
Authority
GB
United Kingdom
Prior art keywords
channel
program
data
input
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB417475A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CII HONEYWELL BULL
Original Assignee
CII HONEYWELL BULL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CII HONEYWELL BULL filed Critical CII HONEYWELL BULL
Publication of GB1485189A publication Critical patent/GB1485189A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
GB417475A 1974-02-01 1975-01-30 Apparatus for controlling the transfer of data between the central memory and the peripheral units of a data-processing system Expired GB1485189A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7403488A FR2289003A1 (fr) 1974-02-01 1974-02-01 Dispositif de commande de transferts de donnees entre la memoire centrale et les unites peripheriques d'un systeme informatique

Publications (1)

Publication Number Publication Date
GB1485189A true GB1485189A (en) 1977-09-08

Family

ID=9134378

Family Applications (1)

Application Number Title Priority Date Filing Date
GB417475A Expired GB1485189A (en) 1974-02-01 1975-01-30 Apparatus for controlling the transfer of data between the central memory and the peripheral units of a data-processing system

Country Status (5)

Country Link
JP (1) JPS6022380B2 (enrdf_load_stackoverflow)
DE (1) DE2503891C2 (enrdf_load_stackoverflow)
FR (1) FR2289003A1 (enrdf_load_stackoverflow)
GB (1) GB1485189A (enrdf_load_stackoverflow)
IT (1) IT1031322B (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112783808A (zh) * 2019-11-01 2021-05-11 三星电子株式会社 存储器装置和包括存储器装置的存储器系统
CN116546038A (zh) * 2023-05-11 2023-08-04 上海商睿智能科技有限公司 一种智能手持终端数据同步系统及方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3048417A1 (de) * 1980-12-22 1982-07-08 Computer Gesellschaft Konstanz Mbh, 7750 Konstanz Datenverarbeitungsanlage

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3550133A (en) * 1964-04-06 1970-12-22 Ibm Automatic channel apparatus
NL164143C (nl) * 1965-09-10 Ibm Gegevensverwerkend systeem met variabele prioriteiten.
GB1167945A (en) * 1966-05-25 1969-10-22 Gen Electric Data Processing System with Acces Control for Subsystems.
US3559187A (en) * 1968-11-13 1971-01-26 Gen Electric Input/output controller with linked data control words
US3639909A (en) * 1970-01-26 1972-02-01 Burroughs Corp Multichannel input/output control with automatic channel selection

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112783808A (zh) * 2019-11-01 2021-05-11 三星电子株式会社 存储器装置和包括存储器装置的存储器系统
CN116546038A (zh) * 2023-05-11 2023-08-04 上海商睿智能科技有限公司 一种智能手持终端数据同步系统及方法

Also Published As

Publication number Publication date
JPS6022380B2 (ja) 1985-06-01
JPS50125644A (enrdf_load_stackoverflow) 1975-10-02
FR2289003A1 (fr) 1976-05-21
DE2503891A1 (de) 1975-08-07
IT1031322B (it) 1979-04-30
DE2503891C2 (de) 1985-03-21
FR2289003B1 (enrdf_load_stackoverflow) 1977-09-16

Similar Documents

Publication Publication Date Title
US4060849A (en) Data input and output controller
US4459661A (en) Channel address control system for a virtual machine system
US4419728A (en) Channel interface circuit providing virtual channel number translation and direct memory access
US4674033A (en) Multiprocessor system having a shared memory for enhanced interprocessor communication
US3648252A (en) Multiprogrammable, multiprocessor computer system
US4860244A (en) Buffer system for input/output portion of digital data processing system
US4539637A (en) Method and apparatus for handling interprocessor calls in a multiprocessor system
US6754738B2 (en) Low overhead I/O interrupt
EP0113612B1 (en) Address conversion unit for multiprocessor system
US6880021B2 (en) Intelligent interrupt with hypervisor collaboration
JPH04290150A (ja) Ｆｉｆｏバッファの制御装置及び制御方法並びにデータ転送を制御する装置
US4665482A (en) Data multiplex control facility
GB1172494A (en) Improvements in and relating to digital computer systems
US6792483B2 (en) I/O generation responsive to a workload heuristics algorithm
GB1316807A (en) Data processing system input-output
US5014194A (en) System for reducing I/O controller overhead by using a peripheral controller for producing read, write, and address translation request signals
JPS63280365A (ja) ダイレクトメモリアクセスオ−ダ競合制御方式
US5944788A (en) Message transfer system and control method for multiple sending and receiving modules in a network supporting hardware and software emulated modules
GB1485189A (en) Apparatus for controlling the transfer of data between the central memory and the peripheral units of a data-processing system
US4604709A (en) Channel communicator
EP0049158B1 (en) I/o data processing system
US4665481A (en) Speeding up the response time of the direct multiplex control transfer facility
US4878197A (en) Data communication apparatus
JPS623361A (ja) ステ−タス通報方式
GB1512379A (en) Communications control unit for use in multiprocessor data processing systems

Legal Events

Date Code Title Description
PS Patent sealed
PE20 Patent expired after termination of 20 years

Effective date: 19950129