GB1475785A - Electronic data storage devices - Google Patents
Electronic data storage devicesInfo
- Publication number
- GB1475785A GB1475785A GB1543674A GB1543674A GB1475785A GB 1475785 A GB1475785 A GB 1475785A GB 1543674 A GB1543674 A GB 1543674A GB 1543674 A GB1543674 A GB 1543674A GB 1475785 A GB1475785 A GB 1475785A
- Authority
- GB
- United Kingdom
- Prior art keywords
- locations
- words
- word
- storage
- bank
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
- G06F16/90—Details of database functions independent of the retrieved data types
- G06F16/901—Indexing; Data structures therefor; Storage structures
- G06F16/9014—Indexing; Data structures therefor; Storage structures hash tables
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
- G06F16/90—Details of database functions independent of the retrieved data types
- G06F16/901—Indexing; Data structures therefor; Storage structures
- G06F16/9024—Graphs; Linked lists
Abstract
1475785 Associative store SIEMENS AG 8 April 1974 [17 April 1973] 15436/74 Heading G4C A contents addressed storage system includes a plurality of storage banks B0-B7 each containing a plurality of storage locations P0-P7 and is arranged such that a part VS of a tag word and the contents of an extension counter EZ are used to address a location in each bank, different arrangements being used for address selection in different storage banks. To load the store a free one of the addressed locations is used and to search the store the contents of the addressed locations are compared with at least the remainder of the tag word. Two addressing arrangements are described. In the first different groups of bits from a tag word are used for address selection in different storage banks. In the second a group of bits larger than that required to distinguish between the storage locations in a bank are subjected to a different transformation in each bank to select the locations. Initially the extension counter is set to 0. The advantage of the arrangement is that although two different tag words may select the same location in a given bank two words which although different have an identical group of higher (or lower) ordered bits will in general select different locations in a given storage bank. This contrasts with the prior art in which, e.g. the first three bits of a six-bit word are used to select among eight locations in each of say four storage banks. In this case only four, one per bank, of the possible eight six-bit tag words beginning with the bit group 000 can be stored whereas in the present arrangement the use of lower ordered bits in address selection allows more than four of the words to be stored. The arrangement is therefore suited to storing groups of similar words, e.g. a count sequence. A penalty is paid however in that words not beginning with say 000, "stray words", may select storage locations available to words beginning with 000. It may thus happen that a word beginning with 000 can not be stored as all its available locations are full. In such a case an additional bit associated with each of the full locations is set and the extension counter is incremented to modify the addresses selected and to provide further storage locations. The extension counter bit or bits may be concatenated with the address selecting part of the word and the result transformed to select an address (as above) or the address selecting part may be transformed and the extension counter contents added modulo m, where m is the number of locations in a bank, to the result, or the nature of the transformation may be varied in accordance with the extension counter contents. To locate a word in the store the extension counter is set to zero and a search performed. If the search is negative, the additional bits of the words are examined. If they are all set the count is incremented and the search repeated. Where a word is located and read out from the store the freed location is filled with a word taken from the store using the highest possible extension counter contents in order to keep as many words as possible stored at locations associated with lower counter contents and to keep each set of locations located with each lower counter setting full. As an alternative the store contents may be examined to see if the blockage is because any "stray words" are occupying locations available to words beginning with, say, 000. If this is found to be the case one or more of these "stray words" are removed from store, buffered, replaced by the word beginning 000, and are relocated in the store in a different storage bank where the address selection is such that they do not conflict with a word beginning 000. It may be necessary in order to effect the relocation to relocate further stored words. In general however only one relocation is attempted since it is easier to increment the extension counter to free new storage locations. Each storage location includes storage for additional data not involved in the associative search but associated with the word which is, the additional data being read out when a successful search is performed. A further additional bit indicates whether the location is occupied. When data is being stored, the bank into which a word is stored may be determined at random from those having available locations determined by the additional "occupied" bits. Preferred arrangements however include a cycling distributer or a priority network tending to favour certain ones of the banks.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19732319468 DE2319468C3 (en) | 1973-04-17 | Storage device and method for entering terms into the same |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1475785A true GB1475785A (en) | 1977-06-10 |
Family
ID=5878416
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1543674A Expired GB1475785A (en) | 1973-04-17 | 1974-04-08 | Electronic data storage devices |
Country Status (7)
Country | Link |
---|---|
BE (1) | BE813845R (en) |
DK (1) | DK139327C (en) |
FR (1) | FR2226724B3 (en) |
GB (1) | GB1475785A (en) |
IT (1) | IT1046355B (en) |
LU (1) | LU69866A1 (en) |
NL (1) | NL7405219A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2276961A (en) * | 1993-03-30 | 1994-10-12 | Int Computers Ltd | Set-associative memory with data "shunting". |
-
1974
- 1974-04-08 GB GB1543674A patent/GB1475785A/en not_active Expired
- 1974-04-09 DK DK197874A patent/DK139327C/en active
- 1974-04-10 FR FR7412596A patent/FR2226724B3/fr not_active Expired
- 1974-04-12 IT IT21353/74A patent/IT1046355B/en active
- 1974-04-16 LU LU69866A patent/LU69866A1/xx unknown
- 1974-04-17 BE BE143313A patent/BE813845R/en active
- 1974-04-17 NL NL7405219A patent/NL7405219A/xx not_active Application Discontinuation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2276961A (en) * | 1993-03-30 | 1994-10-12 | Int Computers Ltd | Set-associative memory with data "shunting". |
US5530834A (en) * | 1993-03-30 | 1996-06-25 | International Computers Limited | Set-associative cache memory having an enhanced LRU replacement strategy |
GB2276961B (en) * | 1993-03-30 | 1997-03-26 | Int Computers Ltd | Set-associative memory |
Also Published As
Publication number | Publication date |
---|---|
FR2226724A2 (en) | 1974-11-15 |
FR2226724B3 (en) | 1977-02-11 |
DE2319468A1 (en) | 1974-11-14 |
DE2319468B2 (en) | 1976-12-02 |
LU69866A1 (en) | 1974-11-21 |
NL7405219A (en) | 1974-10-21 |
DK139327C (en) | 1979-07-02 |
BE813845R (en) | 1974-10-17 |
DK139327B (en) | 1979-01-29 |
IT1046355B (en) | 1980-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6381668B1 (en) | Address mapping for system memory | |
US5924111A (en) | Method and system for interleaving data in multiple memory bank partitions | |
US3699533A (en) | Memory system including buffer memories | |
US6430672B1 (en) | Method for performing address mapping using two lookup tables | |
US3800292A (en) | Variable masking for segmented memory | |
US7373514B2 (en) | High-performance hashing system | |
US5269010A (en) | Memory control for use in a memory system incorporating a plurality of memory banks | |
US5568443A (en) | Combination dual-port random access memory and multiple first-in-first-out (FIFO) buffer memories | |
US4607331A (en) | Method and apparatus for implementing an algorithm associated with stored information | |
US6742078B1 (en) | Management, data link structure and calculating method for flash memory | |
GB1532798A (en) | Computer memory systems | |
GB1245601A (en) | Data storage apparatus | |
EP0394436A1 (en) | Automatically variable memory interleaving system. | |
GB1231570A (en) | ||
JPH02503722A (en) | set associative memory | |
JPH07200405A (en) | Circuit and method for cache of information | |
RU97117589A (en) | MEMORY CONTROLLER THAT PERFORMES READING AND RECORDING COMMANDS NOT IN ORDER SIMPLE QUEUE | |
GB1313528A (en) | Two-level storage system | |
US6874070B2 (en) | System and method for memory interleaving using cell map with entry grouping for higher-way interleaving | |
US6480943B1 (en) | Memory address interleaving and offset bits for cell interleaving of memory | |
US3771142A (en) | Digital data storage system | |
US6295534B1 (en) | Apparatus for maintaining an ordered list | |
US6745280B2 (en) | Content addressable memories having entries stored therein with independently searchable weight fields and methods of operating same | |
US4047160A (en) | Storage arrangement having a device to determine free storage locations | |
JPH05210593A (en) | Memory partitioning device for microprocessor and method of loading segment descriptor to segment-register |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |