GB1410395A - Exchange systems - Google Patents
Exchange systemsInfo
- Publication number
- GB1410395A GB1410395A GB2233173A GB2233173A GB1410395A GB 1410395 A GB1410395 A GB 1410395A GB 2233173 A GB2233173 A GB 2233173A GB 2233173 A GB2233173 A GB 2233173A GB 1410395 A GB1410395 A GB 1410395A
- Authority
- GB
- United Kingdom
- Prior art keywords
- character
- store
- address
- group
- characters
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/50—Circuit switching systems, i.e. systems in which the path is physically permanent during the communication
- H04L12/52—Circuit switching systems, i.e. systems in which the path is physically permanent during the communication using time division techniques
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
1410395 Digital exchanges SIEMENS AG 10 May 1973 [2 June 1972] 22331/73 Heading H4P In a programme controlled exchange system in which signals on a plurality of line terminals are each assigned to effect the conversion of dialled characters, to one channel cell in a channel store of a character handling unit; in which characters are entered in bit-parallel fashion, such as is disclosed in Application No. 17751/73 an additional item of address information may be entered in a channel cell assigned to a particular connection line, the additional item is evaluated as a character recognition criterion and after being decoded serves to cause read out of a specific zone of a central character store in which are stored characters to be recognized. The characters in the channel cell which contains the respective additional item and signals in the zone of the character store read out by the additional item are passed to a comparator device. In the case of a positive comparison, a signal is issued to the programme store for evaluation. The additional address information may contain a first part which is conducted to a group number decoder and a second part conducted to a character number decoder, wherein as a result of the address determined by means of the decoding of the first part, a first specific zone within the character store containing the relevant individual character or a second specific zone within the character store containing the relevant character group is addressed and as a result of the address determined by decoding the second part, the relevant individual character or group is read out. In the modified arrangement it is not necessary for an entire character or character group to be stored but only the addresses for the character or group in the channel store. The character or group may be loaded by means of the programme or for example, manually. Further the character recognition means are relieved of load. In Fig. 1, all units co-operate with the central store SP through peripheral section MA which has incoming registers WER, BR, MLR and outgoing WAR, ADR. Registers WER, BR pass command data to control section USt data necessary for conversion. Polarity changes arriving via input lines may require to be intermediately stored in PWER before storage in a channel cell and processing by USt. Information to SP may be through transfer register MTR and word output register WAR, the addressing of individual zones being effected under control of counters BZ, MZ working into address register ADR. Character store ZVS also comparator ZVG may be reached from SP. Initially ZVS is loaded with characters to be recognized, i.e. zones VSZ are loaded with a programme each character being assigned a specific address combination ZEAD; for 15 storage positions VSZ1-VSZ15, circuits are used combination 000 specifying that no character recognition. At the beginning of a conversion, channel cells which are selected for assignment to a line are loaded additionally with a ZEAD address. If channel cell say KZn is selected and the ZEA address is not 0000, whenever the entire character is present indicating that a conversion has been concluded, this character is fed to comparator ZVG and address ZEAD is fed to decoder DEC which selects the appropriate cell character which is transferred to ZVG. In the case of correct comparison a signal is fed to SP where it is analysed by the programme. DEC and ZVG can form part of USt. Through the use of a short address, e.g. 4 bits this provides economy in the channel store. By the use of an address having a first section representing a group (GN) and a second section representing individual characters (ZN) led to group (GND) and character (ZND) number decoders respectively, with the character store being likewise divided into group (G1-n) and characters (EZ1-n) matrix, it is possible not only to recognize individual characters but groups also.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2226816A DE2226816A1 (en) | 1972-06-02 | 1972-06-02 | METHOD OF DETECTING CHARACTERS PRESENTING IN PARALLEL |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1410395A true GB1410395A (en) | 1975-10-15 |
Family
ID=5846588
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB2233173A Expired GB1410395A (en) | 1972-06-02 | 1973-05-10 | Exchange systems |
Country Status (11)
Country | Link |
---|---|
BE (1) | BE800374A (en) |
BR (1) | BR7304142D0 (en) |
CA (1) | CA1004756A (en) |
CH (1) | CH557119A (en) |
DE (1) | DE2226816A1 (en) |
FR (1) | FR2332661A1 (en) |
GB (1) | GB1410395A (en) |
IT (1) | IT988794B (en) |
NL (1) | NL7307588A (en) |
SE (1) | SE380371B (en) |
ZA (1) | ZA733645B (en) |
-
1972
- 1972-06-02 DE DE2226816A patent/DE2226816A1/en active Pending
-
1973
- 1973-05-10 GB GB2233173A patent/GB1410395A/en not_active Expired
- 1973-05-11 CH CH661873A patent/CH557119A/en not_active IP Right Cessation
- 1973-05-24 FR FR7318967A patent/FR2332661A1/en active Granted
- 1973-05-25 CA CA172,288A patent/CA1004756A/en not_active Expired
- 1973-05-29 ZA ZA733645A patent/ZA733645B/en unknown
- 1973-05-30 NL NL7307588A patent/NL7307588A/xx unknown
- 1973-05-30 IT IT24813/73A patent/IT988794B/en active
- 1973-05-30 SE SE7307699*A patent/SE380371B/en unknown
- 1973-06-01 BR BR4142/73A patent/BR7304142D0/en unknown
- 1973-06-01 BE BE131808A patent/BE800374A/en unknown
Also Published As
Publication number | Publication date |
---|---|
SE380371B (en) | 1975-11-03 |
ZA733645B (en) | 1974-04-24 |
BE800374A (en) | 1973-12-03 |
FR2332661B1 (en) | 1978-04-14 |
DE2226816A1 (en) | 1973-12-13 |
IT988794B (en) | 1975-04-30 |
CA1004756A (en) | 1977-02-01 |
AU5625473A (en) | 1974-12-05 |
NL7307588A (en) | 1973-12-04 |
CH557119A (en) | 1974-12-13 |
BR7304142D0 (en) | 1974-07-11 |
FR2332661A1 (en) | 1977-06-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3678205A (en) | Modular switching network | |
US5031094A (en) | Switch controller | |
US3693165A (en) | Parallel addressing of a storage hierarchy in a data processing system using virtual addressing | |
US4823340A (en) | Circuit arrangement for non-blocking switching of PCM channels in the space and time domain | |
US3526878A (en) | Digital computer system | |
GB1390400A (en) | Data stores | |
GB1360930A (en) | Memory and addressing system therefor | |
GB967229A (en) | Improvements in or relating to associative memory systems | |
US4345325A (en) | Message-interchange circuitry for microprocessors linked by synchronous communication network | |
EP0629952B1 (en) | Variable interleaving level memory and related configuration unit | |
US3008127A (en) | Information handling apparatus | |
CA1078525A (en) | Data stores and data storage system | |
GB1429702A (en) | Associative memory | |
GB1452685A (en) | Interleaved main storage and data processing system | |
US4020470A (en) | Simultaneous addressing of different locations in a storage unit | |
US3581287A (en) | Apparatus for altering computer memory by bit, byte or word | |
GB1410395A (en) | Exchange systems | |
US3141964A (en) | Calculating memory | |
GB1270472A (en) | High-capacity time division multiplex switching network having blocking characteristics | |
US4488260A (en) | Associative access-memory | |
ES456517A1 (en) | Input/output security system for data processing equipment | |
ES416521A1 (en) | Method and system for storing and cyclically processing information provided from a large number of information transmission terminals | |
GB1087575A (en) | Communications accumulation and distribution | |
US3999162A (en) | Time-division multiplex switching circuitry | |
JPS54148328A (en) | Buffer memory control system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PLNP | Patent lapsed through nonpayment of renewal fees |