GB1404664A - Stored programme data processing system having a memory extension - Google Patents
Stored programme data processing system having a memory extensionInfo
- Publication number
- GB1404664A GB1404664A GB3496372A GB3496372A GB1404664A GB 1404664 A GB1404664 A GB 1404664A GB 3496372 A GB3496372 A GB 3496372A GB 3496372 A GB3496372 A GB 3496372A GB 1404664 A GB1404664 A GB 1404664A
- Authority
- GB
- United Kingdom
- Prior art keywords
- units
- memory
- unit
- extension
- disc
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Memory System (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Credit Cards Or The Like (AREA)
Abstract
1404664 Data processing systems TEXAS INSTRUMENTS Inc 26 July 1972 [26 Oct 1971] 34963/72 Heading G4A A CPU 34 has a random access central memory, e.g. MOS modules 12-19, and a bulk memory extension 49 which, in one mode, is directly addressable and, in a second mode, transfers variable length data blocks between itself and the central memory using a data channel controller. There are five types of memory in the system of Fig. 1, these being (in ascending order of access time); CPU buffers, random access memory units 12-19, memory extension 49, disc storage units 38, 39 and tape units 27-32. Also provided are a twin CRT keyboard console 23 which is operator controlled for interrupt and hardware/software checkout, a card reader 24, a card punch unit 25 and a printer 26. A memory control unit 20 controls units 12-19 (providing gating mapping and protection), is connected to the disc units 38, 39 by a disc interface unit 37 and a data channel unit (a wired program computer), and is connected to the units 27-32 and 24-26 by a peripheral processing unit 22 including eight virtual processors. The units connected to unit 20 are serviced on a fixed priority basis and there are priorities for the memory extension.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17638371A | 1971-10-26 | 1971-10-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1404664A true GB1404664A (en) | 1975-09-03 |
Family
ID=22644138
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB3496372A Expired GB1404664A (en) | 1971-10-26 | 1972-07-26 | Stored programme data processing system having a memory extension |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPS5346064B2 (en) |
DE (1) | DE2238833A1 (en) |
GB (1) | GB1404664A (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4093982A (en) * | 1976-05-03 | 1978-06-06 | International Business Machines Corporation | Microprocessor system |
JPS60142450A (en) * | 1983-12-28 | 1985-07-27 | Fujitsu Ltd | Storage system |
JPS60181945A (en) * | 1984-02-29 | 1985-09-17 | Fujitsu Ltd | Address extension controlling system |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3521240A (en) * | 1968-03-06 | 1970-07-21 | Massachusetts Inst Technology | Synchronized storage control apparatus for a multiprogrammed data processing system |
-
1972
- 1972-07-26 GB GB3496372A patent/GB1404664A/en not_active Expired
- 1972-08-07 DE DE2238833A patent/DE2238833A1/en active Pending
- 1972-10-26 JP JP10756772A patent/JPS5346064B2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5346064B2 (en) | 1978-12-11 |
DE2252380A1 (en) | 1973-05-03 |
DE2238833A1 (en) | 1973-02-22 |
JPS49116927A (en) | 1974-11-08 |
DE2252380B2 (en) | 1976-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1347423A (en) | Input/output control system | |
EP0243085A2 (en) | Coprocessor architecture | |
GB1353951A (en) | Data processing system | |
GB1408011A (en) | Stored programme multi-processor computer | |
ES465431A1 (en) | Microprocessor architecture with integrated interrupts and cycle steals prioritized channel | |
ES455335A1 (en) | Shared direct memory access controller | |
EP0380855A3 (en) | Memory configuration for use with means for interfacing a system control unit for a multi-processor system with the system main memory | |
ES8308437A1 (en) | Data processing apparatus including a selectively resettable peripheral system. | |
DE3381933D1 (en) | Modulares computersystem. | |
GB1193719A (en) | Data Processing Apparatus | |
US5291605A (en) | Arrangement and a method for handling interrupt requests in a data processing system in a virtual machine mode | |
GB1119421A (en) | Data processing system | |
US4691280A (en) | High performance multi-processor system | |
GB1172494A (en) | Improvements in and relating to digital computer systems | |
EP0231595A3 (en) | Input/output controller for a data processing system | |
JPH056901B2 (en) | ||
GB1249209A (en) | Machine for transferring data between memories | |
GB1404664A (en) | Stored programme data processing system having a memory extension | |
US5274825A (en) | Microprocessor vectored interrupts | |
US3728682A (en) | Computer input-output chaining system | |
GB1521449A (en) | Digital data processing apparatus | |
JPS5215500B2 (en) | ||
GB1177109A (en) | Communication and Control Apparatus in a Computer System | |
ATE188788T1 (en) | INPUT-OUTPUT CONTROL THAT HAS INPUT/OUTPUT WINDOWS WITH ADDRESS RANGES AND HAS READ PREVIOUS AND LATER WRITE CAPABILITY | |
TW369632B (en) | Computer system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |