GB1381885A - Data processing unit - Google Patents
Data processing unitInfo
- Publication number
- GB1381885A GB1381885A GB49772A GB49772A GB1381885A GB 1381885 A GB1381885 A GB 1381885A GB 49772 A GB49772 A GB 49772A GB 49772 A GB49772 A GB 49772A GB 1381885 A GB1381885 A GB 1381885A
- Authority
- GB
- United Kingdom
- Prior art keywords
- register
- bit
- address
- microprogram
- microinstruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
- G06F9/268—Microinstruction selection not based on processing results, e.g. interrupt, patch, first cycle store, diagnostic programs
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
Abstract
1381885 Microprgrammed data processors KOMBINAT ROBOTRON VEB 5 Jan 1972 497/72 Heading G4A In a processing unit having a plurality of digit and word address registers loadable from a microinstruction register, a program is interruptable during execution of one of its instructions by a microprogram, provided that the next microinstruction and a program settable lock are such as to allow interruption, and an interruption microprogram is then executed. System hardware.-A main store KSP, e.g. core memory with 1024 words each of 16 4-bit digits holds data and instructions which may be stored as three 5-digit instructions in each word. Words 0-15 of KSP are designated as special registers, e.g. accumulator AC, instruction register BR, instruction counter, and are addressed by register ARW1 (or by 12-bit word address register ARW2). A pair of 4-bit digit address registers ARS1, ARS2 address one of the 16 digits in the addressed word. The selection of registers ARS1, ARS2, ARW1 and ARW2 is determined by the values of bits BB13 and BB14 of the microinstructions supplied from (read only) store FWSP. The arithmetic unit RW has operand registers RR1, RR2 and a control register SR. Channels K1-K4 are respectively provided for communication with a keyboard, printer, card/tape punch/reader or magnetic tape unit, and one or more additional stores, e.g. core, read-only or magnetic disc. Interrupt.-Operation of any key of the keyboard sets a bi-stable Ual in channel K1 and bi-stable Ua2 in channel K2 is set when the printer is ready for a new character. An interrupt request is only granted when an interrupt condition UM is present (bit 17 of a microinstruction) and a program lock bi-stable KU has been reset by the microprogram. There may be priority selection between keyboard and printer interrupts. On acceptance of an interrupt, the contents of microinstruction counter MBZ are transferred to register US and a fixed address is loaded into MBZ for the start of an interrupt microprogram which enters data from keyboard into main store register ER or data for printer into channel buffers DP1, DP2. The last microinstruction of the interruption program transfers the contents of US back to MBZ to resume the interrupted microprogram. Microprogram.-The following types of microinstruction are used. (1) Transfer from a specified register (including memory address registers and I/O registers) to main register HR. (2) Transfer from main register HR to specified register (with destination ARW2 this may indude a 4-bit shift). (3) Read main store KSP (with and without re-write) into HR. (4) Write HR into KSP. Types (3) and (4) may include incrementing or decrementing of the address registers and the contents of HR. (5) Set selected address register with data in corresponding 4-bit group in microinstruction. (6) Set main register HR according to 4-bit 0 and 1 masks in microinstruction. (7) Set and reset various control bi-stables and interrupt condition bi-stable KU. (8) Jump (conditional or unconditional). The microprogram is arranged to increment the lowest digit of the instruction counter BR, and for every three instructions executed, the higher digits of BR are incremented to address a new machine word in KSP. For each instruction ARW1 and ARS1 are loaded to address the OP code digit of the instruction in the instruction register for bit by bit decoding by the microprogram. The control register SR is set according to the OP code and (bit DU) according to whether the operation is to be binary or decimal. AWR2 is set to the operand address and AWR1 to word 0, i.e. the accumulator AC. The OP bit of SR is complemented (i.e. add/ subtract) each time the sign of the operand and accumulator contents is found to be positive so as to produce a result SU with the correct sign, the operand and AC contents being transferred to RR1 and RR2 a digit at a time.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB49772A GB1381885A (en) | 1972-01-05 | 1972-01-05 | Data processing unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB49772A GB1381885A (en) | 1972-01-05 | 1972-01-05 | Data processing unit |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1381885A true GB1381885A (en) | 1975-01-29 |
Family
ID=9705392
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB49772A Expired GB1381885A (en) | 1972-01-05 | 1972-01-05 | Data processing unit |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB1381885A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2411442A1 (en) * | 1977-12-09 | 1979-07-06 | Ibm | DEVICE PROCESSING INTERRUPTIONS OF PROGRAMS IN A DATA PROCESSING SYSTEM |
-
1972
- 1972-01-05 GB GB49772A patent/GB1381885A/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2411442A1 (en) * | 1977-12-09 | 1979-07-06 | Ibm | DEVICE PROCESSING INTERRUPTIONS OF PROGRAMS IN A DATA PROCESSING SYSTEM |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3328768A (en) | Storage protection systems | |
US3725868A (en) | Small reconfigurable processor for a variety of data processing applications | |
US3930232A (en) | Format insensitive digital computer | |
US4095278A (en) | Instruction altering system | |
US3997895A (en) | Data processing system with a microprogrammed dispatcher for working either in native or non-native mode | |
GB1603171A (en) | Microprogramme control units | |
GB1457878A (en) | Microprogramme controller for data processor | |
GB1278101A (en) | Memory buffer for vector streaming | |
GB1426749A (en) | Micro programme data processor having parallel instruction flow streams for plural level of subinstruction sets | |
GB1293547A (en) | Look-ahead control for operation of program loops | |
GB1448866A (en) | Microprogrammed data processing systems | |
GB1426748A (en) | Small micro-programme data processing system employing multi- syllable micro instructions | |
GB1318231A (en) | Data-processing systems | |
US3408630A (en) | Digital computer having high speed branch operation | |
US3735355A (en) | Digital processor having variable length addressing | |
US4306285A (en) | Data processing apparatus | |
GB1169160A (en) | Data Processor | |
GB1321851A (en) | Multi-mode process control computer with bit processing | |
GB1446569A (en) | ||
GB1250181A (en) | ||
US4424563A (en) | Data processor including a multiple word processing method and device | |
GB1061546A (en) | Instruction and operand processing | |
GB968546A (en) | Electronic data processing apparatus | |
GB1381885A (en) | Data processing unit | |
US3400380A (en) | Digital computer having an address controller operation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PLNP | Patent lapsed through nonpayment of renewal fees |