GB1292973A - Multi-valued logic circuits - Google Patents
Multi-valued logic circuitsInfo
- Publication number
- GB1292973A GB1292973A GB5592269A GB5592269A GB1292973A GB 1292973 A GB1292973 A GB 1292973A GB 5592269 A GB5592269 A GB 5592269A GB 5592269 A GB5592269 A GB 5592269A GB 1292973 A GB1292973 A GB 1292973A
- Authority
- GB
- United Kingdom
- Prior art keywords
- numerical order
- receivers
- logic
- input circuits
- output terminals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0002—Multistate logic
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
1292973 Logic circuits A R TURQUETTE 14 Nov 1969 55922/69 Heading G4H A logic circuit comprises M input circuits P 1 , P 2 , P 3 , each having M output terminals, each input circuit energizing predetermined ones of the output terminals with signals representative of a logic state assumed by the input circuits, M output signal receivers 1, M- 1 binary gating devices 2, each of the gating devices connecting a first receiver of lower numerical order with a second receiver of the next higher numerical order when in one state and disconnecting the first and second receivers when in the other binary state, M connecting means, one of the connecting means coupling the first output terminals of lowest numerical order of all of the input circuits to the first of the receivers and each subsequent connecting means coupling the next numerical order output terminals of all of the input circuits to actuate a respective gating device of successively decreasing numerical order starting with that of higher numerical order, whereby when the ith output terminal of any one of the input circuits is energized, M - i + 1 receivers are energized. Fig. 21 shows a "NAND" circuit with M=3 wherein the receivers are lamps and the gating devices are relays, the contacts of which are closed when the relay coil, represented by a circle, is deenergized. This logic circuit, as well as other logic circuits, is derived from theorems of M- valued logic which are proved in the description.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB5592269A GB1292973A (en) | 1969-11-14 | 1969-11-14 | Multi-valued logic circuits |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB5592269A GB1292973A (en) | 1969-11-14 | 1969-11-14 | Multi-valued logic circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1292973A true GB1292973A (en) | 1972-10-18 |
Family
ID=10475231
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB5592269A Expired GB1292973A (en) | 1969-11-14 | 1969-11-14 | Multi-valued logic circuits |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB1292973A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0074722A2 (en) * | 1981-08-17 | 1983-03-23 | Development Finance Corporation Of New Zealand | Multilevel logic circuit |
-
1969
- 1969-11-14 GB GB5592269A patent/GB1292973A/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0074722A2 (en) * | 1981-08-17 | 1983-03-23 | Development Finance Corporation Of New Zealand | Multilevel logic circuit |
EP0074722A3 (en) * | 1981-08-17 | 1984-08-08 | Development Finance Corporation Of New Zealand | Multilevel logic circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1364609A (en) | Speech detector for a communication system | |
GB1334260A (en) | Rate decoder | |
ES403676A1 (en) | Serially operated comparison system with discontinuance of comparison on first mismatch | |
GB1262689A (en) | Improvements in or relating to data transmission | |
GB1160148A (en) | Sequence Detection Circuit | |
GB1292973A (en) | Multi-valued logic circuits | |
US3943490A (en) | Addressable signalling apparatus having master calling feature with output latches and wrong digit reject | |
GB806869A (en) | Pulse coding system | |
GB1222493A (en) | Data transmission system | |
ES380077A1 (en) | Fet binary to one out of n decoder | |
GB1457685A (en) | Decoder circuits | |
US2123220A (en) | Alternating current signaling system | |
GB1449633A (en) | Solid-state circuits for and method of simulating relay logic | |
GB1281029A (en) | Binary signal sensing circuit | |
GB1117292A (en) | Supervisory apparatus for telecommunication systems | |
GB726313A (en) | Improvements in or relating to electric circuit arrangements for decoding pulse codemodulation signals | |
US3387186A (en) | Relay counting chain | |
US3213424A (en) | Signalling system having control means at both dispatch and remote stations connected through static inverter transformers | |
US2647250A (en) | All-relay selective calling system | |
GB1384636A (en) | System for reading at a distance information in local stations | |
GB1089402A (en) | Control system for telephone signalling transmission | |
US2800646A (en) | Signaling systems | |
US2796460A (en) | Switching circuit | |
GB807814A (en) | Electric coded signal transmission systems | |
US3686445A (en) | Timing signal generators |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PLNP | Patent lapsed through nonpayment of renewal fees |