GB1265269A - - Google Patents

Info

Publication number
GB1265269A
GB1265269A GB1265269DA GB1265269A GB 1265269 A GB1265269 A GB 1265269A GB 1265269D A GB1265269D A GB 1265269DA GB 1265269 A GB1265269 A GB 1265269A
Authority
GB
United Kingdom
Prior art keywords
region
layer
type
diffusion
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of GB1265269A publication Critical patent/GB1265269A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/082Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
    • H01L27/0823Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only including vertical bipolar transistors only
    • H01L27/0826Combination of vertical complementary transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/761PN junctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8222Bipolar technology
    • H01L21/8228Complementary devices, e.g. complementary transistors
    • H01L21/82285Complementary vertical transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147Semiconductor insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0688Integrated circuits having a three-dimensional layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Element Separation (AREA)
  • Bipolar Transistors (AREA)

Abstract

1,265,269. Semi-conductor devices. ARBEITSSTELLE FUR MOLEKULARELEKTRONIK. 2 Dec., 1970, No. 57267/70. Heading H1K. In an I.C. comprising a pair of complementary bipolar transistors produced by diffusion into a substrate, epitaxial growth, redistribution diffusion and surface diffusion steps, that one of the transistors which has its collector and emitter of the same conductivity type as the substrate and epitaxial layer has its base region in the form of a buried ring (4) surmounted and contacted by a surface region (10), the ring serving to define the portion of the substrate and epitaxial layer which forms the collector region. As shown, P-type buried ring 4, isolation frame 6 and collector region 5 and N+ type collector contact 3 and base contact 2 are formed by diffusion in an N-type Si substrate 1. An epitaxial layer 8 is then grown, and the diffused regions 1 are redistributed into this layer and the surface is provided with a thermal oxide layer 9 which is used as a mask for the diffusion of P-type base region 10 and surface isolation frame 11. N+ type emitter region 12 and base contact region 13 and P + type emitter region 14 and annular base contact region 15 are then formed by diffusion. A layer of Mo is then evaporated on and etched to provide top surface contacts and a layer of bonding glass is applied by cathode sputtering. A handling wafer 20 of oxidized Si is then thermocompression bonded to the glass layer. The thickness of the wafer is then reduced by grinding, polishing and etching the lower face to expose the buried regions and this surface is then provided with an SiO 2 layer 22 over which suitable interconnections are provided, the positions of the buried regions being determined by an I.R. microscope technique. Resistors may be produced simultaneously with the P-type buried layers 4, 5, 6 and/or base region 10. Diffused interconnections between the two sides of the wafer may also be provided.
GB1265269D 1970-12-02 1970-12-02 Expired GB1265269A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB5726770 1970-12-02

Publications (1)

Publication Number Publication Date
GB1265269A true GB1265269A (en) 1972-03-01

Family

ID=10478787

Family Applications (1)

Application Number Title Priority Date Filing Date
GB1265269D Expired GB1265269A (en) 1970-12-02 1970-12-02

Country Status (1)

Country Link
GB (1) GB1265269A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0025658A2 (en) * 1979-09-18 1981-03-25 The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Improvements in or relating to charge storage and transfer devices and their fabrication

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0025658A2 (en) * 1979-09-18 1981-03-25 The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Improvements in or relating to charge storage and transfer devices and their fabrication
EP0025658A3 (en) * 1979-09-18 1983-04-20 The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Improvements in or relating to charge storage and transfer devices and their fabrication

Similar Documents

Publication Publication Date Title
US3524113A (en) Complementary pnp-npn transistors and fabrication method therefor
GB1059739A (en) Semiconductor element and device and method fabricating the same
GB1050478A (en)
GB1393123A (en) Semiconductor device manufacture
GB1484834A (en) Manufacture of complementary metal oxide semiconductor devices
GB1270697A (en) Methods of forming semiconductor devices
GB972511A (en) Semiconductor devices and methods of making them
GB1339095A (en) Fabrication of monolithic integrated circuits
GB1364676A (en) Semiconductor integrated device
US3390022A (en) Semiconductor device and process for producing same
GB1260977A (en) Improvements in semiconductor devices
US3760239A (en) Coaxial inverted geometry transistor having buried emitter
GB1505103A (en) Semiconductor device having complementary transistors and method of manufacturing same
GB1265269A (en)
GB1368190A (en) Monolithic integrated circuit
GB1361303A (en) Manufacture of semiconductor devices
GB1477514A (en) Semiconductor devices
GB1285917A (en) Semiconductor device fabrication
JPS59169177A (en) Semiconductor device
GB1363515A (en) Manufacture of semiconductor devices
GB1372779A (en) Integrated circuits
GB1224802A (en) Semiconductor device and a method of manufacturing the same
GB1295892A (en)
JPS61288467A (en) Semiconductor device and manufacture thereof
GB1071295A (en) Improvements in and relating to solid state circuits comprising transistors

Legal Events

Date Code Title Description
PS Patent sealed
PLNP Patent lapsed through nonpayment of renewal fees