GB1228688A - - Google Patents
Info
- Publication number
- GB1228688A GB1228688A GB1228688DA GB1228688A GB 1228688 A GB1228688 A GB 1228688A GB 1228688D A GB1228688D A GB 1228688DA GB 1228688 A GB1228688 A GB 1228688A
- Authority
- GB
- United Kingdom
- Prior art keywords
- data
- channel
- register
- signal
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
- G06F9/4831—Task transfer initiation or dispatching by interrupt, e.g. masked with variable priority
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1682—Allocation of channels according to the instantaneous demands of the users, e.g. concentrated multiplexers, statistical multiplexers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/22—Arrangements affording multiple use of the transmission path using time-division multiplexing
- H04L5/24—Arrangements affording multiple use of the transmission path using time-division multiplexing with start-stop synchronous converters
- H04L5/245—Arrangements affording multiple use of the transmission path using time-division multiplexing with start-stop synchronous converters with a number of discharge tubes or semiconductor elements which successively connect the different channels to the transmission channels
Abstract
1,228,688. Data storage. INTERNATIONAL BUSINESS MACHINES CORP. 27 Nov., 1969 [23 Dec., 1968], No. 57984/69. Heading G4C. A data processing system includes a plurality of data sources 10 each having addressable locations from which, when addressed, the data becomes available 12 periodically and its availability is signalled each time before it becomes available, a common channel 18 for transfer of data from the data sources capable of accommodating data from only one source at a time, priority selection means for determining which of the available sources shall have access to the channel and priority adjustment means for rendering more significant the priority of an available source each time it is not serviced. As disclosed, each data source 10 is a magnetic drum or disc store, a tape loop, a delay line store, a transistor bi-stable or magnetic core store, a shift register store or communication signal lines, but in each case providing the data cyclically and repetitively. The required record address for a given source 10 is inserted into registers 26, 28 after decrementing by 2 and 1 respectively at 22, 24. The address currently in reading position is specified by clock-driven (e.g. by pulses from a timing track) counter 16 and compared at 30, 32 with the register contents, equality from register 26 setting a flip-flop 34 and equality from register 28 resetting it. Flip-flop 34 supplies a "record ready" signal to channel 18, a scanner in which scans the "record ready" lines until it detects a "record ready" signal when it produces a corresponding "sample" signal ;36 to gate, at 38, the data to the channel 18 and reset the registers 26, 28. To prevent a given source required to present data to the channel from being passed over too many times, the contents of register 26 are decremented by 1 at 23 periodically, to start the "record ready" signal progressively earlier thereby effectively increasing its priority. As a modification, one decrementer can be dispensed with by providing an extra output from the counter 16.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US78613968A | 1968-12-23 | 1968-12-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1228688A true GB1228688A (en) | 1971-04-15 |
Family
ID=25137698
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1228688D Expired GB1228688A (en) | 1968-12-23 | 1969-11-27 |
Country Status (10)
Country | Link |
---|---|
JP (1) | JPS493213B1 (en) |
AT (1) | AT308429B (en) |
BR (1) | BR6915537D0 (en) |
CH (1) | CH495015A (en) |
DE (1) | DE1959480A1 (en) |
FR (1) | FR2026839B1 (en) |
GB (1) | GB1228688A (en) |
NL (1) | NL6918124A (en) |
SE (1) | SE377207B (en) |
ZA (1) | ZA698325B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5055018A (en) * | 1973-09-21 | 1975-05-15 | ||
JPS51109521U (en) * | 1975-03-01 | 1976-09-03 | ||
JPS5316215A (en) * | 1976-07-30 | 1978-02-15 | Jidosha Seiko Co | Balancing mechanism |
JPS57157581U (en) * | 1981-03-31 | 1982-10-04 |
-
1969
- 1969-11-03 FR FR696938592A patent/FR2026839B1/fr not_active Expired
- 1969-11-27 GB GB1228688D patent/GB1228688A/en not_active Expired
- 1969-11-27 DE DE19691959480 patent/DE1959480A1/en active Pending
- 1969-11-28 JP JP44095082A patent/JPS493213B1/ja active Pending
- 1969-11-28 AT AT1115369A patent/AT308429B/en not_active IP Right Cessation
- 1969-11-28 ZA ZA698325*A patent/ZA698325B/en unknown
- 1969-12-03 NL NL6918124A patent/NL6918124A/xx unknown
- 1969-12-22 SE SE6917676A patent/SE377207B/xx unknown
- 1969-12-23 CH CH1907869A patent/CH495015A/en not_active IP Right Cessation
- 1969-12-23 BR BR215537/69A patent/BR6915537D0/en unknown
Also Published As
Publication number | Publication date |
---|---|
FR2026839A1 (en) | 1970-09-25 |
SE377207B (en) | 1975-06-23 |
BR6915537D0 (en) | 1973-01-04 |
FR2026839B1 (en) | 1973-03-16 |
AT308429B (en) | 1973-07-10 |
DE1959480A1 (en) | 1970-07-09 |
JPS493213B1 (en) | 1974-01-25 |
CH495015A (en) | 1970-08-15 |
ZA698325B (en) | 1971-07-28 |
NL6918124A (en) | 1970-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1469731A (en) | Computer peripheral control | |
GB1318673A (en) | Digital data multiprocessor system | |
GB1061460A (en) | Data transfer apparatus | |
GB1418986A (en) | Buffer memory system | |
FR2189796B1 (en) | ||
GB1485667A (en) | Data transmission system | |
GB1394548A (en) | Data recirculator | |
GB1201432A (en) | Electric digital data storage system | |
GB1062225A (en) | Channel apparatus for a data processing system | |
GB902164A (en) | Improvements in systems for reading magnetic tapes | |
GB1228688A (en) | ||
GB1346283A (en) | Stack memory systems | |
GB1245042A (en) | Data processing system | |
GB1060762A (en) | Digital data handling | |
GB1207710A (en) | Improvements in devices for transferring information between a central unit and peripheral elements | |
GB971247A (en) | ||
US3576396A (en) | Means for adapting a transmitted signal to a receiver with synchronized frame rates but unequal bit rates | |
GB1117361A (en) | Improvements relating to information storage devices | |
GB1343243A (en) | Data processing system | |
US3594733A (en) | Digital pulse stretcher | |
GB904334A (en) | Improvements in or relating to data handling equipment | |
US4438507A (en) | Input signal control device | |
US4023145A (en) | Time division multiplex signal processor | |
JPS5658113A (en) | Data delaying device | |
GB1400353A (en) | Data processing systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |