GB1107047A - Improvements in or relating to a receiver for a multi-channel time division multiplex telecommunication system - Google Patents
Improvements in or relating to a receiver for a multi-channel time division multiplex telecommunication systemInfo
- Publication number
- GB1107047A GB1107047A GB2401365A GB2401365A GB1107047A GB 1107047 A GB1107047 A GB 1107047A GB 2401365 A GB2401365 A GB 2401365A GB 2401365 A GB2401365 A GB 2401365A GB 1107047 A GB1107047 A GB 1107047A
- Authority
- GB
- United Kingdom
- Prior art keywords
- gate
- channel
- receiver
- signal
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0602—Systems characterised by the synchronising information used
- H04J3/0605—Special codes used as synchronising signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
1,107,047. Multiplex pulse code signalling. GENERAL ELECTRIC CO. Ltd. 6 June. 1966 [4 June, 1965], No. 24013/65. Heading H4L. In a time division multiplex system in which the transmitted signal includes a regularly recurring pulse pattern forming a synchronizing signal controlling the channel distribution at the receiver, the receiver includes means for checking the timing of the channel distribution in relation to the synchronizing signal and providing an indication of synchronism or loss of synchronism at each check, and means for adjusting the timing of the channel distributer only after a predetermined number of successive indications of loss of synchronism. As described there are 24 channels per frame each channel consisting of 8 bits. 23 information channels are provided and the 24th channel carries the synchronizing signal, i.e. 00011011. The incoming signal is supplied via terminal 1 to a shift register 2 controlled by a bit-rate signal extracted from the incoming signal and supplied via terminal 3. The outputs of the shift register are connected in accordance with the synchronizing signal to an AND gate 4 which also receives as a reference signal a pulse at the frame frequency via AND gate 8 derived from the frequency dividers 7, 9 controlling the channel distribution. The bit-rate signal is supplied via terminal 5 and AND gate 6 to the frequency divider 7 which provides an output at the channel frequency, divider 9 providing an output in the digit eight position of channel twenty-four of each frame. Thus only when the receiver is synchronized will a pulse appear at the output of gate 4 and this inhibits gate 14 and via bi-stable circuit 15 enables AND gate 6. The pulses from divider 9 are also supplied via a delay 12 and differentiator 13 to the gate 14 so that if synchronism is lost a pulse will be supplied via INHIBIT gate 16 to set the bi-stable circuit 15 to remove the enabling input from gate 6 and block the pulses controlling divider 7. To prevent temporary errors in the received signal from initiating this operation the pulses from gates 4 and 14 are applied to a bi-stable device 17 so that when the receiver is synchronized an integrator 18 is charged and when an error occurs it is discharged. The arrangement is such that four successive error signals (four frames) are required for the integrator 18 output to fall to a sufficient level to trip a bi-stable device 21 and remove the inhibiting input from gate 16. The receiver will be stopped at its channel twentyfour digit eight position and the gate 8 will maintain its output reference pulse so that when the synchronizing pulse pattern appears again channel distribution will restart as soon as the integrator 18 has recharged to the required level.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB2401365A GB1107047A (en) | 1965-06-04 | 1965-06-04 | Improvements in or relating to a receiver for a multi-channel time division multiplex telecommunication system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB2401365A GB1107047A (en) | 1965-06-04 | 1965-06-04 | Improvements in or relating to a receiver for a multi-channel time division multiplex telecommunication system |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1107047A true GB1107047A (en) | 1968-03-20 |
Family
ID=10204980
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB2401365A Expired GB1107047A (en) | 1965-06-04 | 1965-06-04 | Improvements in or relating to a receiver for a multi-channel time division multiplex telecommunication system |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB1107047A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2535135A1 (en) * | 1982-10-21 | 1984-04-27 | Servel Michel | PACKET DIGITAL MULTIPLEX SYNCHRONIZATION SYSTEM |
-
1965
- 1965-06-04 GB GB2401365A patent/GB1107047A/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2535135A1 (en) * | 1982-10-21 | 1984-04-27 | Servel Michel | PACKET DIGITAL MULTIPLEX SYNCHRONIZATION SYSTEM |
EP0108028A1 (en) * | 1982-10-21 | 1984-05-09 | Michel Servel | Synchronisation system of a digital packet multiplex |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB891918A (en) | Multiplex pulse code modulation system | |
GB1186385A (en) | Improvements in or relating to Transmission Systems and Methods | |
GB1047639A (en) | Improvements in or relating to time division transmission systems | |
GB1187489A (en) | Variable Digital Delay Circuit | |
GB1494339A (en) | Digital multiplexing system | |
US2527650A (en) | Synchronization of pulse transmission systems | |
GB967391A (en) | Improvements in or relating to synchronous pulse communication systems | |
US4451917A (en) | Method and apparatus for pulse train synchronization in PCM transceivers | |
GB1407892A (en) | Frame synchronization system | |
US3603735A (en) | Synchronizing arrangement for a pulse-communication receiver | |
GB1253882A (en) | SYNCHRONISATION e.g. OF A PCM-RECEIVER AND A TRANSMITTER | |
GB1293800A (en) | Burst synchronization method and apparatus | |
US3787628A (en) | Communication system for the transmission of information between two terminal stations by pulse code modulation | |
GB1107047A (en) | Improvements in or relating to a receiver for a multi-channel time division multiplex telecommunication system | |
GB1082804A (en) | A time-division multiplexed pcm transmission system | |
GB1076063A (en) | Improvements in or relating to time-division multiplex communications | |
US3873776A (en) | Alarm arrangement for a time-division multiplex, pulse-code modulation carrier system | |
GB1213031A (en) | Improvements in or relating to synchronizing circuits for interconnected control centres of communications systems | |
GB1256371A (en) | Scrambling arrangement for sampled-data time-allocation communication systems | |
GB1156104A (en) | Frame Synchronising Circuit for a Time Division Multiplex Communication System. | |
GB1164369A (en) | A Selective Calling Method and Device. | |
GB1161993A (en) | Improvements in or relating to PCM Systems | |
GB1224750A (en) | Improvements in or relating to communication systems | |
GB1118305A (en) | Improvements in or relating to multiplexing communication systems | |
GB964901A (en) | A synchronising system for a time division multiplex pulse code modulation system |