GB0024312D0 - Single instruction multiple data processing - Google Patents

Single instruction multiple data processing

Info

Publication number
GB0024312D0
GB0024312D0 GBGB0024312.1A GB0024312A GB0024312D0 GB 0024312 D0 GB0024312 D0 GB 0024312D0 GB 0024312 A GB0024312 A GB 0024312A GB 0024312 D0 GB0024312 D0 GB 0024312D0
Authority
GB
United Kingdom
Prior art keywords
data processing
multiple data
single instruction
instruction multiple
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
GBGB0024312.1A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ARM Ltd
Original Assignee
ARM Ltd
Advanced Risc Machines Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ARM Ltd, Advanced Risc Machines Ltd filed Critical ARM Ltd
Priority to GBGB0024312.1A priority Critical patent/GB0024312D0/en
Publication of GB0024312D0 publication Critical patent/GB0024312D0/en
Priority to GB0030533A priority patent/GB2367659A/en
Priority to PCT/GB2001/003747 priority patent/WO2002029552A1/en
Priority to US09/957,467 priority patent/US20020065860A1/en
Priority to GB0122802A priority patent/GB2370893B/en
Priority to US09/960,728 priority patent/US7260711B2/en
Priority to JP2001308507A priority patent/JP3723115B2/ja
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30025—Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Executing Machine-Instructions (AREA)
GBGB0024312.1A 2000-10-04 2000-10-04 Single instruction multiple data processing Ceased GB0024312D0 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
GBGB0024312.1A GB0024312D0 (en) 2000-10-04 2000-10-04 Single instruction multiple data processing
GB0030533A GB2367659A (en) 2000-10-04 2000-12-14 SIMD saturation instruction with variable bit length
PCT/GB2001/003747 WO2002029552A1 (en) 2000-10-04 2001-08-21 Single instruction multiple data processing
US09/957,467 US20020065860A1 (en) 2000-10-04 2001-09-20 Data processing apparatus and method for saturating data values
GB0122802A GB2370893B (en) 2000-10-04 2001-09-21 Single instruction multiple data processing
US09/960,728 US7260711B2 (en) 2000-10-04 2001-09-24 Single instruction multiple data processing allowing the combination of portions of two data words with a single pack instruction
JP2001308507A JP3723115B2 (ja) 2000-10-04 2001-10-04 単一命令多重データ処理

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GBGB0024312.1A GB0024312D0 (en) 2000-10-04 2000-10-04 Single instruction multiple data processing

Publications (1)

Publication Number Publication Date
GB0024312D0 true GB0024312D0 (en) 2000-11-15

Family

ID=9900675

Family Applications (2)

Application Number Title Priority Date Filing Date
GBGB0024312.1A Ceased GB0024312D0 (en) 2000-10-04 2000-10-04 Single instruction multiple data processing
GB0122802A Expired - Lifetime GB2370893B (en) 2000-10-04 2001-09-21 Single instruction multiple data processing

Family Applications After (1)

Application Number Title Priority Date Filing Date
GB0122802A Expired - Lifetime GB2370893B (en) 2000-10-04 2001-09-21 Single instruction multiple data processing

Country Status (4)

Country Link
US (1) US7260711B2 (enExample)
JP (1) JP3723115B2 (enExample)
GB (2) GB0024312D0 (enExample)
WO (1) WO2002029552A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3857614B2 (ja) * 2002-06-03 2006-12-13 松下電器産業株式会社 プロセッサ
US7531141B2 (en) * 2006-10-12 2009-05-12 Airinspace B.V. Mobile air decontamination and purification unit
US8495341B2 (en) * 2010-02-17 2013-07-23 International Business Machines Corporation Instruction length based cracking for instruction of variable length storage operands
US8595414B2 (en) 2010-09-30 2013-11-26 Apple Inc. Selectively combining commands for a system having non-volatile memory
GB2485774A (en) 2010-11-23 2012-05-30 Advanced Risc Mach Ltd Processor instruction to extract a bit field from one operand and insert it into another with an option to sign or zero extend the field
WO2013101222A1 (en) * 2011-12-30 2013-07-04 Intel Corporation Reconfigurable device for repositioning data within a data word
WO2014203034A1 (en) * 2013-06-18 2014-12-24 Freescale Semiconductor, Inc. Signal processing device and method of performing a pack-insert operation
JP7296574B2 (ja) * 2019-03-04 2023-06-23 パナソニックＩｐマネジメント株式会社 プロセッサ及びプロセッサの制御方法
US20230205528A1 (en) * 2021-12-23 2023-06-29 Intel Corporation Apparatus and method for vector packed concatenate and shift of specific portions of quadwords
DE102023208612A1 (de) * 2023-09-06 2025-03-06 Robert Bosch Gesellschaft mit beschränkter Haftung Verfahren zum fehlertoleranten Betrieb einer Verarbeitungseinheit und einer Ver-arbeitungsanordnung, Schaltungsanordnung und Recheneinheit

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4109310A (en) * 1973-08-06 1978-08-22 Xerox Corporation Variable field length addressing system having data byte interchange
US4520439A (en) * 1981-01-05 1985-05-28 Sperry Corporation Variable field partial write data merge
JP2613223B2 (ja) 1987-09-10 1997-05-21 株式会社日立製作所 演算装置
US5276891A (en) * 1990-01-11 1994-01-04 Bull Hn Information Systems Inc. Alignment of sign, data, edit byte operand results for storage in memory
US5276881A (en) * 1990-06-25 1994-01-04 Hewlett-Packard Company ANDF producer using the HPcode-Plus compiler intermediate language
JP3043861B2 (ja) 1991-09-30 2000-05-22 株式会社東芝 データ処理装置
US5423010A (en) * 1992-01-24 1995-06-06 C-Cube Microsystems Structure and method for packing and unpacking a stream of N-bit data to and from a stream of N-bit data words
US5410719A (en) 1992-05-27 1995-04-25 Hewlett-Packard Company Field compositor for merging data and including cells each receiving three control and two data inputs and generating one control and one data output therefrom
US5390135A (en) * 1993-11-29 1995-02-14 Hewlett-Packard Parallel shift and add circuit and method
US5487159A (en) * 1993-12-23 1996-01-23 Unisys Corporation System for processing shift, mask, and merge operations in one instruction
ZA9510127B (en) 1994-12-01 1996-06-06 Intel Corp Novel processor having shift operations
BR9509845A (pt) 1994-12-02 1997-12-30 Intel Corp Microprocessador com operação de compactação de elementos de operação compósitos
US5922066A (en) * 1997-02-24 1999-07-13 Samsung Electronics Co., Ltd. Multifunction data aligner in wide data width processor
US6052522A (en) * 1997-10-30 2000-04-18 Infineon Technologies North America Corporation Method and apparatus for extracting data stored in concatenated registers
US6098087A (en) * 1998-04-23 2000-08-01 Infineon Technologies North America Corp. Method and apparatus for performing shift operations on packed data

Also Published As

Publication number Publication date
GB0122802D0 (en) 2001-11-14
WO2002029552A1 (en) 2002-04-11
US7260711B2 (en) 2007-08-21
JP3723115B2 (ja) 2005-12-07
GB2370893B (en) 2005-02-23
JP2002132497A (ja) 2002-05-10
GB2370893A (en) 2002-07-10
US20020040427A1 (en) 2002-04-04

Similar Documents

Publication Publication Date Title
GB2376100B (en) Data processing using multiple instruction sets
GB2366011B (en) Data processing system
GB2384336B (en) Improved data processing
AU2002366694A8 (en) Processing data
GB2359154B (en) Data processing
GB2367650B (en) Single instruction multiple data processing
AU2002366404A8 (en) Data processing system
GB0319897D0 (en) Data processing
GB0025050D0 (en) Object oriented data processing
GB2370893B (en) Single instruction multiple data processing
GB0121110D0 (en) Processing data
GB0103472D0 (en) Data processing system
GB0022949D0 (en) Processing instruction words
GB0121108D0 (en) Processing data
GB0010082D0 (en) Data processing
GB2356717B (en) Data processing
GB2355618B (en) Data processing
GB2352381B (en) Processing graphical data
GB0116191D0 (en) Data processing
GB0019708D0 (en) Data processing system
GB0016272D0 (en) Data processing
GB9929329D0 (en) Data processing
GB9930147D0 (en) Data processing
GB9929327D0 (en) Data processing
GB9917705D0 (en) Data processing

Legal Events

Date Code Title Description
AT Applications terminated before publication under section 16(1)