FR3128056B1 - METHOD FOR MANUFACTURING A COMPOSITE STRUCTURE COMPRISING A THIN MONOCRYSTALLINE SIC LAYER ON A POLY-CRYSTALLINE SIC SUPPORT SUBSTRATE - Google Patents
METHOD FOR MANUFACTURING A COMPOSITE STRUCTURE COMPRISING A THIN MONOCRYSTALLINE SIC LAYER ON A POLY-CRYSTALLINE SIC SUPPORT SUBSTRATE Download PDFInfo
- Publication number
- FR3128056B1 FR3128056B1 FR2110626A FR2110626A FR3128056B1 FR 3128056 B1 FR3128056 B1 FR 3128056B1 FR 2110626 A FR2110626 A FR 2110626A FR 2110626 A FR2110626 A FR 2110626A FR 3128056 B1 FR3128056 B1 FR 3128056B1
- Authority
- FR
- France
- Prior art keywords
- silicon carbide
- composite structure
- layer
- support substrate
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76259—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along a porous layer
Abstract
L’invention concerne un procédé de fabrication d’une structure composite comprenant une couche mince en carbure de silicium monocristallin disposée sur un substrat support en carbure de silicium poly-cristallin, le procédé comprenant : a) une étape de fourniture d’un substrat initial en carbure de silicium monocristallin, présentant une face avant et une face arrière, et d’un substrat support en carbure de silicium poly-cristallin présentant une face avant et une face arrière, b) une étape de porosification appliquée au substrat initial, pour former une couche poreuse au moins du côté de la face avant du substrat initial, c) une étape de formation d’une couche superficielle en carbure de silicium amorphe, sur la couche poreuse, d) une étape d’assemblage du substrat initial et du substrat support au niveau de leurs faces avant respectives, menant à l’obtention d’une première structure intermédiaire, e) une étape de traitement thermique appliqué à la première structure intermédiaire, à une température supérieure à 900°C, pour cristalliser la couche superficielle, au moins en partie sous forme de carbure de silicium monocristallin, à partir d’une interface de contact avec la couche poreuse, pour former la couche mince, l’étape e) menant à l’obtention d’une deuxième structure intermédiaire, f) une étape de séparation dans la couche poreuse de la deuxième structure intermédiaire, pour obtenir d’une part la structure composite et d’autre part le reste du substrat initial. Figure à publier avec l’abrégé : Pas de figureThe invention relates to a method of manufacturing a composite structure comprising a thin layer of monocrystalline silicon carbide arranged on a support substrate of polycrystalline silicon carbide, the method comprising: a) a step of providing an initial substrate made of monocrystalline silicon carbide, having a front face and a rear face, and a support substrate made of polycrystalline silicon carbide having a front face and a rear face, b) a porosification step applied to the initial substrate, to form a porous layer at least on the side of the front face of the initial substrate, c) a step of forming a surface layer of amorphous silicon carbide, on the porous layer, d) a step of assembling the initial substrate and the substrate support at their respective front faces, leading to obtaining a first intermediate structure, e) a heat treatment step applied to the first intermediate structure, at a temperature above 900°C, to crystallize the surface layer, at least partly in the form of monocrystalline silicon carbide, from a contact interface with the porous layer, to form the thin layer, step e) leading to obtaining a second intermediate structure, f) a separation step in the porous layer of the second intermediate structure, to obtain on the one hand the composite structure and on the other hand the remainder of the initial substrate. Figure to be published with the abstract: No figure
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR2110626A FR3128056B1 (en) | 2021-10-07 | 2021-10-07 | METHOD FOR MANUFACTURING A COMPOSITE STRUCTURE COMPRISING A THIN MONOCRYSTALLINE SIC LAYER ON A POLY-CRYSTALLINE SIC SUPPORT SUBSTRATE |
PCT/FR2022/051774 WO2023057700A1 (en) | 2021-10-07 | 2022-09-21 | Method for manufacturing a composite structure comprising a thin film of monocrystalline sic on a carrier substrate of polycrystalline sic |
TW111136001A TW202331792A (en) | 2021-10-07 | 2022-09-22 | Process for fabricating a composite structure comprising a thin layer made of single-crystal sic on a carrier substrate made of polycrystalline sic |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR2110626A FR3128056B1 (en) | 2021-10-07 | 2021-10-07 | METHOD FOR MANUFACTURING A COMPOSITE STRUCTURE COMPRISING A THIN MONOCRYSTALLINE SIC LAYER ON A POLY-CRYSTALLINE SIC SUPPORT SUBSTRATE |
FR2110626 | 2021-10-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3128056A1 FR3128056A1 (en) | 2023-04-14 |
FR3128056B1 true FR3128056B1 (en) | 2023-10-27 |
Family
ID=78536404
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR2110626A Active FR3128056B1 (en) | 2021-10-07 | 2021-10-07 | METHOD FOR MANUFACTURING A COMPOSITE STRUCTURE COMPRISING A THIN MONOCRYSTALLINE SIC LAYER ON A POLY-CRYSTALLINE SIC SUPPORT SUBSTRATE |
Country Status (1)
Country | Link |
---|---|
FR (1) | FR3128056B1 (en) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69628505T2 (en) * | 1995-07-21 | 2004-05-06 | Canon K.K. | Semiconductor substrate and its manufacturing process |
FR2810448B1 (en) * | 2000-06-16 | 2003-09-19 | Soitec Silicon On Insulator | PROCESS FOR PRODUCING SUBSTRATES AND SUBSTRATES OBTAINED BY THIS PROCESS |
-
2021
- 2021-10-07 FR FR2110626A patent/FR3128056B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
FR3128056A1 (en) | 2023-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR3103961B1 (en) | PROCESS FOR MANUFACTURING A COMPOSITE STRUCTURE INCLUDING A THIN SIC MONOCRISTALLINE SIC LAYER ON A SIC SUPPORT SUBSTRATE | |
CN109261964B (en) | Titanium alloy structural member and laser melting deposition forming method thereof | |
FR3108774B1 (en) | METHOD FOR MANUFACTURING A COMPOSITE STRUCTURE COMPRISING A THIN MONOCRYSTALLINE SIC LAYER ON A SIC SUPPORT SUBSTRATE | |
TWI268607B (en) | Solid-state imaging device and method for manufacturing the same | |
TWI545234B (en) | Crucible and method for the production of a (near) monocrystalline semiconductor ingot | |
WO2009041685A1 (en) | Quartz glass crucible for pulling silicon single crystal and method for manufacturing the crucible | |
FR3128056B1 (en) | METHOD FOR MANUFACTURING A COMPOSITE STRUCTURE COMPRISING A THIN MONOCRYSTALLINE SIC LAYER ON A POLY-CRYSTALLINE SIC SUPPORT SUBSTRATE | |
FR3128057B1 (en) | METHOD FOR MANUFACTURING A COMPOSITE STRUCTURE COMPRISING A THIN MONOCRYSTALLINE SIC LAYER ON A POLY-CRYSTALLINE SIC SUPPORT SUBSTRATE | |
JP2014179580A (en) | Thin film formation method, semiconductor substrate manufactured by using the same and electronic device | |
FR3108775B1 (en) | METHOD FOR MANUFACTURING A COMPOSITE STRUCTURE COMPRISING A THIN MONOCRYSTALLINE SIC LAYER ON A SIC SUPPORT SUBSTRATE | |
EP2014802A1 (en) | Method of manufacturing plates of a semi-conductor material by directed crystallisation and moulding | |
FR3099637B1 (en) | manufacturing process of a composite structure comprising a thin monocrystalline Sic layer on a polycrystalline sic support substrate | |
EP2306641A3 (en) | Method for manufacturing a BAW resonator with high quality factor | |
FR3086096B1 (en) | PROCESS FOR MAKING AN ADVANCED SUBSTRATE FOR A HYBRID INTEGRATION | |
FR3088136B1 (en) | PROCESS FOR MAKING A PHOTODIODE AND PHOTODIODE | |
FR3091032B1 (en) | Method of transferring a surface layer to cavities | |
JP2008105157A5 (en) | ||
FR3105876B1 (en) | A method of manufacturing a composite structure comprising a thin monocrystalline SiC layer on a support substrate | |
FR3125877B1 (en) | METHOD FOR MAKING A BLIND INFRARED IMAGING MICRO-BOLOMETER AND ASSOCIATED MICRO-BOLOMETER | |
CN102256387A (en) | Rectangular micro heating device with heating resistance wire with non-uniform wire width and heating method | |
FR3104322B1 (en) | METHOD FOR FORMING A HANDLING SUBSTRATE FOR A COMPOSITE STRUCTURE TARGETING RF APPLICATIONS | |
JP6429873B2 (en) | Method for manufacturing a microsystem with pixels | |
FR2880191A1 (en) | Wells and/or trench formation, in manufacture of integrated circuit, involves simultaneously etching trenches and wells, and depositing thick silicon oxide layer by non-conformal deposition in trenches and wells to close openings | |
FR3134234B1 (en) | COMPOSITE STRUCTURE COMPRISING A THIN MONOCRYSTALLINE LAYER ON A POLY-CRYSTALLINE SILICON CARBIDE SUPPORT SUBSTRATE AND ASSOCIATED MANUFACTURING METHOD | |
CN101017850A (en) | VDMOS and IGBT power unit using the PSG doping technology and its making process |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20230414 |
|
PLFP | Fee payment |
Year of fee payment: 3 |