FR3117226B1 - Procédé de gestion du fonctionnement d’un système sur puce, par exemple un microcontrôleur, et système sur puce correspondant - Google Patents

Procédé de gestion du fonctionnement d’un système sur puce, par exemple un microcontrôleur, et système sur puce correspondant Download PDF

Info

Publication number
FR3117226B1
FR3117226B1 FR2012630A FR2012630A FR3117226B1 FR 3117226 B1 FR3117226 B1 FR 3117226B1 FR 2012630 A FR2012630 A FR 2012630A FR 2012630 A FR2012630 A FR 2012630A FR 3117226 B1 FR3117226 B1 FR 3117226B1
Authority
FR
France
Prior art keywords
chip
mode
zone
microcontroller
managing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR2012630A
Other languages
English (en)
Other versions
FR3117226A1 (fr
Inventor
Sandrine Lendre
Hervé Cassagnes
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Rousset SAS
Original Assignee
STMicroelectronics Rousset SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Rousset SAS filed Critical STMicroelectronics Rousset SAS
Priority to FR2012630A priority Critical patent/FR3117226B1/fr
Priority to US17/539,797 priority patent/US20220179810A1/en
Priority to CN202111458237.0A priority patent/CN114594850A/zh
Publication of FR3117226A1 publication Critical patent/FR3117226A1/fr
Application granted granted Critical
Publication of FR3117226B1 publication Critical patent/FR3117226B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206Monitoring of events, devices or parameters that trigger a change in power modality
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3237Power saving characterised by the action undertaken by disabling clock generation or distribution
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3243Power saving in microcontroller unit
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/28DMA
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)

Abstract

Il est proposé en particulier de prévoir pour le système sur puce, un troisième mode de fonctionnement (MDF3) différent d’un mode de fonctionnement actif (MDF1) et d’un mode de fonctionnement (MDF2) basse consommation pour la globalité du système sur puce, ce troisième mode de fonctionnement étant un mode actif local pour au moins une zone particulière du système sur puce permettant aux autres zones du système sur puce de rester dans leur mode basse consommation. La zone particulière qui va être localement « réveillée » comporte un circuit d’accès direct en mémoire qui va pouvoir en particulier reconfigurer un ou plusieurs périphériques de cette zone réveillée. Figure pour l’abrégé : Fig 4
FR2012630A 2020-12-03 2020-12-03 Procédé de gestion du fonctionnement d’un système sur puce, par exemple un microcontrôleur, et système sur puce correspondant Active FR3117226B1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR2012630A FR3117226B1 (fr) 2020-12-03 2020-12-03 Procédé de gestion du fonctionnement d’un système sur puce, par exemple un microcontrôleur, et système sur puce correspondant
US17/539,797 US20220179810A1 (en) 2020-12-03 2021-12-01 Method for managing the operation of a system on chip, for example a microcontroller, and corresponding system on chip
CN202111458237.0A CN114594850A (zh) 2020-12-03 2021-12-02 用于管理片上系统的操作的方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR2012630 2020-12-03
FR2012630A FR3117226B1 (fr) 2020-12-03 2020-12-03 Procédé de gestion du fonctionnement d’un système sur puce, par exemple un microcontrôleur, et système sur puce correspondant

Publications (2)

Publication Number Publication Date
FR3117226A1 FR3117226A1 (fr) 2022-06-10
FR3117226B1 true FR3117226B1 (fr) 2022-10-21

Family

ID=75339832

Family Applications (1)

Application Number Title Priority Date Filing Date
FR2012630A Active FR3117226B1 (fr) 2020-12-03 2020-12-03 Procédé de gestion du fonctionnement d’un système sur puce, par exemple un microcontrôleur, et système sur puce correspondant

Country Status (2)

Country Link
US (1) US20220179810A1 (fr)
FR (1) FR3117226B1 (fr)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050276413A1 (en) * 2004-06-14 2005-12-15 Raja Neogi Method and apparatus to manage heterogeneous cryptographic operations
US8117475B2 (en) * 2006-12-15 2012-02-14 Microchip Technology Incorporated Direct memory access controller
US8487655B1 (en) * 2009-05-05 2013-07-16 Cypress Semiconductor Corporation Combined analog architecture and functionality in a mixed-signal array
US20150362980A1 (en) * 2014-06-16 2015-12-17 Apple Inc. Always-On Processor as a Coprocessor

Also Published As

Publication number Publication date
FR3117226A1 (fr) 2022-06-10
US20220179810A1 (en) 2022-06-09

Similar Documents

Publication Publication Date Title
Cancemi et al. The role of matrix metalloproteinases (MMP‐2 and MMP‐9) in ageing and longevity: Focus on sicilian long‐living individuals (LLIs)
Pooran et al. Cytokines (IL-6, IL-8, TNF): early and reliable predictors of severe acute pancreatitis
Lund et al. Long-term recurrence and death rates after acute pancreatitis
Ribbens et al. Increased matrix metalloproteinase-3 serum levels in rheumatic diseases: relationship with synovitis and steroid treatment
Gibson et al. The direct and indirect cost burden of Crohn's disease and ulcerative colitis
Murawaki et al. Serum matrix metalloproteinase‐1 in patients with chronic viral hepatitis
D'Anna et al. Neutrophil gelatinase-associated lipocalin serum evaluation through normal pregnancy and in pregnancies complicated by preeclampsia
Page et al. Clinical value of cystatin C determination
Emre et al. Dynamic thiol/disulfide homeostasis and effects of smoking on homeostasis parameters in patients with psoriasis
Tosetto et al. The VITA project: C677T mutation in the methylene‐tetrahydrofolate reductase gene and risk of venous thromboembolism
ATE335242T1 (de) System zum identifizieren der verhältnisse zwischen bestandteilen in aufgaben vom typ informations-wiederauffindung
Shoji et al. Clinical usefulness of simultaneous measurement of the tear levels of CCL17, CCL24, and IL-16 for the biomarkers of allergic conjunctival disorders
Deardorff et al. Cytokines and matrix metalloproteinases as potential biomarkers in chronic heart failure
Roobol Contemporary role of prostate cancer gene 3 in the management of prostate cancer
Lai et al. Association of mean platelet volume with impaired myocardial reperfusion and short-term mortality in patients with ST-segment elevation myocardial infarction undergoing primary percutaneous coronary intervention
FR3117226B1 (fr) Procédé de gestion du fonctionnement d’un système sur puce, par exemple un microcontrôleur, et système sur puce correspondant
CN108696597A (zh) 推送营销信息的方法和装置
Baker et al. Measuring gelatinase activity in colorectal cancer
US10096348B2 (en) Memory array with reduced read power requirements and increased capacity
Smriti et al. Sex assessment by morphological analysis of palatal rugae patterns in a South Indian adult population
Binder et al. Out of Bounds: Do SPF Respondents Have Anchored Inflation Expectations?
Planas et al. Certain forms of matrix metalloproteinase-9 accumulate in the extracellular space after microdialysis probe implantation and middle cerebral artery occlusion/reperfusion
Planas et al. Hormonal response recovery after long-term androgen deprivation therapy in patients with prostate cancer
Agarwal et al. Immunohistochemical and clinical significance of matrix metalloproteinase-2 and its inhibitor in oral lichen planus
Asch et al. Expression of stromelysin 3 in keratoacanthoma and squamous cell carcinoma

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20220610

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4