FR3079944B1 - POWER MANAGEMENT SYSTEM AND METHOD - Google Patents
POWER MANAGEMENT SYSTEM AND METHOD Download PDFInfo
- Publication number
- FR3079944B1 FR3079944B1 FR1853101A FR1853101A FR3079944B1 FR 3079944 B1 FR3079944 B1 FR 3079944B1 FR 1853101 A FR1853101 A FR 1853101A FR 1853101 A FR1853101 A FR 1853101A FR 3079944 B1 FR3079944 B1 FR 3079944B1
- Authority
- FR
- France
- Prior art keywords
- island
- management system
- power management
- circuit
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
L'invention concerne un système informatique comprenant : un îlot (102) comprenant un groupe de circuits capable de fonctionner dans l'un d'une pluralité de modes de fonctionnement, l'îlot étant couplé à un circuit de commande d'îlot (122) ; et un circuit de génération d'horloge (902) fournissant un autre signal d'horloge au circuit de commande d'îlot (122) pour contrôler un changement de mode de l'îlot, le circuit de génération d'horloge (902) étant agencé pour sélectionner l'une d'une pluralité de fréquences d'horloge pour l'autre signal d'horloge, la sélection étant basée sur le changement de mode de fonctionnement à appliquer.A computer system comprising: an island (102) including a circuit group capable of operating in one of a plurality of modes of operation, the island being coupled to an island control circuit (122). ); and a clock generation circuit (902) supplying another clock signal to the island control circuit (122) to control a mode change of the island, the clock generation circuit (902) being arranged to select one of a plurality of clock frequencies for the other clock signal, the selection being based on the change of operating mode to be applied.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1853101A FR3079944B1 (en) | 2018-04-10 | 2018-04-10 | POWER MANAGEMENT SYSTEM AND METHOD |
US16/377,761 US11068018B2 (en) | 2016-10-25 | 2019-04-08 | System and method for power management of a computing system with a plurality of islands |
CN201910285193.2A CN110362187A (en) | 2018-04-10 | 2019-04-10 | System and method for power management |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1853101 | 2018-04-10 | ||
FR1853101A FR3079944B1 (en) | 2018-04-10 | 2018-04-10 | POWER MANAGEMENT SYSTEM AND METHOD |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3079944A1 FR3079944A1 (en) | 2019-10-11 |
FR3079944B1 true FR3079944B1 (en) | 2021-05-21 |
Family
ID=63209490
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR1853101A Active FR3079944B1 (en) | 2016-10-25 | 2018-04-10 | POWER MANAGEMENT SYSTEM AND METHOD |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN110362187A (en) |
FR (1) | FR3079944B1 (en) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5623234A (en) * | 1996-03-04 | 1997-04-22 | Motorola | Clock system |
US7071738B1 (en) * | 2004-06-24 | 2006-07-04 | Xilinx, Inc. | Glitchless clock selection circuit using phase detection switching |
JP2006318380A (en) * | 2005-05-16 | 2006-11-24 | Handotai Rikougaku Kenkyu Center:Kk | Circuit system |
TWI342498B (en) * | 2007-01-12 | 2011-05-21 | Asustek Comp Inc | Multi-processor system and performance enhancement method thereof |
US20090292934A1 (en) * | 2008-05-22 | 2009-11-26 | Ati Technologies Ulc | Integrated circuit with secondary-memory controller for providing a sleep state for reduced power consumption and method therefor |
FR3043476B1 (en) * | 2015-11-05 | 2018-09-28 | Dolphin Integration | SYSTEM AND METHOD FOR FEED MANAGEMENT |
-
2018
- 2018-04-10 FR FR1853101A patent/FR3079944B1/en active Active
-
2019
- 2019-04-10 CN CN201910285193.2A patent/CN110362187A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
FR3079944A1 (en) | 2019-10-11 |
CN110362187A (en) | 2019-10-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104125418A (en) | Power efficient image sensing apparatus, method of operating the same and eye/gaze tracking system | |
EP4125265A3 (en) | Methods and apparatus to operate a mobile camera for low-power usage | |
US20140375344A1 (en) | Liquid crystal panel, and testing circuit and testing method thereof | |
US9773149B2 (en) | Fingerprint identification module, drive control circuit, display substrate and display device | |
TW200627120A (en) | Power supply integrated circuit with feedback control | |
SG10201900583QA (en) | Mobile Device Including Context Hub And Operation Method Thereof | |
TW200620781A (en) | Multi-regulator power supply chip with common control bus | |
DE602007013023D1 (en) | TRIAL SPORT SWITCH | |
US20160327999A1 (en) | Dynamic frequency scaling in multi-processor systems | |
FR2879061B1 (en) | PRESENCE SERVER UNIT, METHOD FOR CONTROLLING PRESENCE SERVER UNIT, COMMUNICATION DEVICE, AND METHOD FOR OPERATING A COMMUNICATION DEVICE. | |
DE112015004456T5 (en) | Runtime image sensor and light source driver with distance simulator capability | |
CN105096845A (en) | Display control method of display screen, and display screen | |
US10345937B2 (en) | Electronic device with a backlight and capacitive touch panel and method for controlling electronic device so as to suppress error detection of a touch operation | |
DE602005018345D1 (en) | SWITCHING WITH ASYNCHRONOUS / SYNCHRONOUS INTERFACE | |
US20140143571A1 (en) | Power integration module and electronic device | |
CN113129798A (en) | Display device and method of driving the same | |
US10366042B2 (en) | Mobile computing device and method of transmitting data therefrom | |
US10275850B2 (en) | Extended control device of graphics card | |
FR3079944B1 (en) | POWER MANAGEMENT SYSTEM AND METHOD | |
US20060294414A1 (en) | System for memory hot swap | |
CN107358905B (en) | Display panel and electronic equipment | |
CN105408834B (en) | Electrical management in circuit | |
WO2004004105A3 (en) | Method and apparatus for configuring a voltage regulator based on current information | |
FR3076396B1 (en) | LIGHT DIODE DISPLAY SCREEN | |
EP1876512A1 (en) | Network control apparatus and method for enabling network chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20191011 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
CA | Change of address |
Effective date: 20210223 |
|
TP | Transmission of property |
Owner name: DOLPHIN DESIGN, FR Effective date: 20210223 |
|
PLFP | Fee payment |
Year of fee payment: 4 |
|
PLFP | Fee payment |
Year of fee payment: 5 |
|
PLFP | Fee payment |
Year of fee payment: 6 |