FR3056364B1 - Procede de gestion du fonctionnement d'un circuit de bascule synchrone de retention a ultra faible courant de fuite, et circuit correspondant - Google Patents

Procede de gestion du fonctionnement d'un circuit de bascule synchrone de retention a ultra faible courant de fuite, et circuit correspondant Download PDF

Info

Publication number
FR3056364B1
FR3056364B1 FR1658753A FR1658753A FR3056364B1 FR 3056364 B1 FR3056364 B1 FR 3056364B1 FR 1658753 A FR1658753 A FR 1658753A FR 1658753 A FR1658753 A FR 1658753A FR 3056364 B1 FR3056364 B1 FR 3056364B1
Authority
FR
France
Prior art keywords
circuit
managing
leakage current
ultra low
low leakage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR1658753A
Other languages
English (en)
Other versions
FR3056364A1 (fr
Inventor
Pascal Urard
Alok Kumar Tripathi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
STMicroelectronics International NV
Original Assignee
STMicroelectronics SA
STMicroelectronics International NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SA, STMicroelectronics International NV filed Critical STMicroelectronics SA
Priority to FR1658753A priority Critical patent/FR3056364B1/fr
Priority to US15/462,494 priority patent/US10263603B2/en
Publication of FR3056364A1 publication Critical patent/FR3056364A1/fr
Application granted granted Critical
Publication of FR3056364B1 publication Critical patent/FR3056364B1/fr
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0002—Multistate logic
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
    • H03K3/0233—Bistable circuits
    • H03K3/02335—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/3562—Bistable circuits of the master-slave type
    • H03K3/35625—Bistable circuits of the master-slave type using complementary field-effect transistors
FR1658753A 2016-09-19 2016-09-19 Procede de gestion du fonctionnement d'un circuit de bascule synchrone de retention a ultra faible courant de fuite, et circuit correspondant Expired - Fee Related FR3056364B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR1658753A FR3056364B1 (fr) 2016-09-19 2016-09-19 Procede de gestion du fonctionnement d'un circuit de bascule synchrone de retention a ultra faible courant de fuite, et circuit correspondant
US15/462,494 US10263603B2 (en) 2016-09-19 2017-03-17 Method for managing the operation of a synchronous retention flip-flop circuit exhibiting an ultra-low leakage current, and corresponding circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1658753 2016-09-19
FR1658753A FR3056364B1 (fr) 2016-09-19 2016-09-19 Procede de gestion du fonctionnement d'un circuit de bascule synchrone de retention a ultra faible courant de fuite, et circuit correspondant

Publications (2)

Publication Number Publication Date
FR3056364A1 FR3056364A1 (fr) 2018-03-23
FR3056364B1 true FR3056364B1 (fr) 2018-10-05

Family

ID=57796449

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1658753A Expired - Fee Related FR3056364B1 (fr) 2016-09-19 2016-09-19 Procede de gestion du fonctionnement d'un circuit de bascule synchrone de retention a ultra faible courant de fuite, et circuit correspondant

Country Status (2)

Country Link
US (1) US10263603B2 (fr)
FR (1) FR3056364B1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3056364B1 (fr) * 2016-09-19 2018-10-05 Stmicroelectronics Sa Procede de gestion du fonctionnement d'un circuit de bascule synchrone de retention a ultra faible courant de fuite, et circuit correspondant
FR3056365A1 (fr) * 2016-09-19 2018-03-23 Stmicroelectronics Sa Procede de gestion du fonctionnement d'un circuit de bascule synchrone de retention de faible complexite, et circuit correspondant
US10340899B2 (en) * 2017-02-28 2019-07-02 Texas Instruments Incorporated High performance low retention mode leakage flip-flop

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6437623B1 (en) * 2001-02-13 2002-08-20 International Business Machines Corporation Data retention registers
US6597620B1 (en) * 2001-07-18 2003-07-22 Advanced Micro Devices, Inc. Storage circuit with data retention during power down
KR100519787B1 (ko) * 2002-11-07 2005-10-10 삼성전자주식회사 슬립 모드에서 데이터 보존이 가능한 ｍｔｃｍｏｓ플립플롭 회로
CA2476042A1 (fr) * 2004-07-29 2006-01-29 Douglas Burnworth Ensemble de buse de pulverisation a motifs multiples a conduite d'eau mobile
US7138842B2 (en) 2005-04-01 2006-11-21 Freescale Semiconductor, Inc. Flip-flop circuit having low power data retention
US20070085585A1 (en) * 2005-10-13 2007-04-19 Arm Limited Data retention in operational and sleep modes
WO2007135487A1 (fr) 2006-05-19 2007-11-29 Freescale Semiconductor, Inc. Dispositif et procédé pour réduire la consommation de courant
US7453756B2 (en) * 2006-08-31 2008-11-18 Freescale Semiconductor, Inc. Method for powering an electronic device and circuit
US7652513B2 (en) 2007-08-27 2010-01-26 Texas Instruments Incorporated Slave latch controlled retention flop with lower leakage and higher performance
US7710177B2 (en) 2007-09-12 2010-05-04 Freescale Semiconductor, Inc. Latch device having low-power data retention
US8085076B2 (en) * 2008-07-03 2011-12-27 Broadcom Corporation Data retention flip flop for low power applications
US8407540B2 (en) * 2009-07-06 2013-03-26 Arm Limited Low overhead circuit and method for predicting timing errors
US9287858B1 (en) 2014-09-03 2016-03-15 Texas Instruments Incorporated Low leakage shadow latch-based multi-threshold CMOS sequential circuit
US9634649B2 (en) * 2015-07-06 2017-04-25 Nxp B.V. Double sampling state retention flip-flop
FR3056364B1 (fr) * 2016-09-19 2018-10-05 Stmicroelectronics Sa Procede de gestion du fonctionnement d'un circuit de bascule synchrone de retention a ultra faible courant de fuite, et circuit correspondant

Also Published As

Publication number Publication date
US10263603B2 (en) 2019-04-16
FR3056364A1 (fr) 2018-03-23
US20180083603A1 (en) 2018-03-22

Similar Documents

Publication Publication Date Title
SG11202012804PA (en) Apparatus and method for proactive power management
FR3006059B1 (fr) Procede de gestion d'un radar-mimo
FR3018653B1 (fr) Procede de capture d'image avec reduction de courant d'obscurite et faible consommation
HK1250787A1 (zh) 一種電池漏電流檢測方法、裝置和電路
EP3609071A4 (fr) Circuit de gestion d'énergie et procédé de gestion d'énergie pour nanogénérateur triboélectrique
FR3056364B1 (fr) Procede de gestion du fonctionnement d'un circuit de bascule synchrone de retention a ultra faible courant de fuite, et circuit correspondant
FR3042066B1 (fr) Procede de lissage d'un courant consomme par un circuit integre et dispositif correspondant
EP2938145A4 (fr) Procédé et dispositif permettant de déterminer un candidat epdcch
BR112015028492A2 (pt) toner, revelador, aparelho de formação de imagem, e método de formação de imagem
FR3021835B1 (fr) Procede et serveur de gestion de profils
FR3051064B1 (fr) Procede de securisation d'un dispositif electronique, et dispositif electronique correspondant
FR3044613B1 (fr) Equipement interieur de vehicule equipe d'un ecran, procede de gestion correspondant
MX2017006719A (es) Metodo y aparato para gestion de movilidad.
FR3029326B1 (fr) Procede et systeme pour la gestion d’energie
DK3454572T3 (da) Fremgangsmåde til detektering af en defekt i et høreinstrument
EP3662525C0 (fr) Procédé de traitement thermique d'un film d'électrode sur un collecteur de courant métallique
FR3029695B1 (fr) Procede de fabrication d'une piece dielectrique a mailles formant un reseau solide tridimensionnel et piece dielectrique ainsi fabriquee
FR3030767B1 (fr) Procede et dispositif de diagnostic d’un dispositif de gestion de l’energie electrique
FR3017715B1 (fr) Detection d'un defaut, notamment transitoire, dans un reseau electrique.
FR3010676B1 (fr) Procede de commande d'un systeme electrique de traction et systeme electrique de traction correspondant
FR3056861B1 (fr) Procede et systeme de gestion du fonctionnement d'oscillateurs en anneau
FR3005165B1 (fr) Dispositif d'acquisition differentielle de courant et procede de commande d'un tel dispositif d'acquisition
FR3044886B1 (fr) Systeme collectif de boites aux lettres et procede de gestion correspondant
FR3035278B1 (fr) Procede de detection de fraudes dans un reseau de fourniture d'electricite
FR3031634B1 (fr) Procede de gestion de charge de batterie electrochimique

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20180323

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

ST Notification of lapse

Effective date: 20210506