FR3031255B1 - Liaison de donnees asynchrone - Google Patents

Liaison de donnees asynchrone Download PDF

Info

Publication number
FR3031255B1
FR3031255B1 FR1550288A FR1550288A FR3031255B1 FR 3031255 B1 FR3031255 B1 FR 3031255B1 FR 1550288 A FR1550288 A FR 1550288A FR 1550288 A FR1550288 A FR 1550288A FR 3031255 B1 FR3031255 B1 FR 3031255B1
Authority
FR
France
Prior art keywords
data link
asynchronous data
asynchronous
link
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR1550288A
Other languages
English (en)
Other versions
FR3031255A1 (fr
Inventor
Julian Hilgemberg Pontes
Pascal Vivet
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA, Commissariat a lEnergie Atomique et aux Energies Alternatives CEA filed Critical Commissariat a lEnergie Atomique CEA
Priority to US14/981,478 priority Critical patent/US9921992B2/en
Priority to EP15202821.3A priority patent/EP3041143B1/fr
Publication of FR3031255A1 publication Critical patent/FR3031255A1/fr
Application granted granted Critical
Publication of FR3031255B1 publication Critical patent/FR3031255B1/fr
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4247—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus
    • G06F13/4252—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus using a handshaking protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7825—Globally asynchronous, locally synchronous, e.g. network on chip
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0966—Self-timed logic
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
FR1550288A 2014-12-29 2015-01-14 Liaison de donnees asynchrone Expired - Fee Related FR3031255B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US14/981,478 US9921992B2 (en) 2014-12-29 2015-12-28 Asynchronous data link
EP15202821.3A EP3041143B1 (fr) 2014-12-29 2015-12-28 Liaison de données asynchrones

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1463384A FR3031254A1 (fr) 2014-12-29 2014-12-29
FR1463384 2014-12-29

Publications (2)

Publication Number Publication Date
FR3031255A1 FR3031255A1 (fr) 2016-07-01
FR3031255B1 true FR3031255B1 (fr) 2018-04-27

Family

ID=53879543

Family Applications (2)

Application Number Title Priority Date Filing Date
FR1463384A Pending FR3031254A1 (fr) 2014-12-29 2014-12-29
FR1550288A Expired - Fee Related FR3031255B1 (fr) 2014-12-29 2015-01-14 Liaison de donnees asynchrone

Family Applications Before (1)

Application Number Title Priority Date Filing Date
FR1463384A Pending FR3031254A1 (fr) 2014-12-29 2014-12-29

Country Status (2)

Country Link
US (1) US9921992B2 (fr)
FR (2) FR3031254A1 (fr)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11550982B2 (en) 2015-11-04 2023-01-10 Chronos Tech Llc Application specific integrated circuit interconnect
US10073939B2 (en) 2015-11-04 2018-09-11 Chronos Tech Llc System and method for application specific integrated circuit design
US9977853B2 (en) 2015-11-04 2018-05-22 Chronos Tech Llc Application specific integrated circuit link
US9977852B2 (en) * 2015-11-04 2018-05-22 Chronos Tech Llc Application specific integrated circuit interconnect
US10331835B2 (en) 2016-07-08 2019-06-25 Chronos Tech Llc ASIC design methodology for converting RTL HDL to a light netlist
US10181939B2 (en) 2016-07-08 2019-01-15 Chronos Tech Llc Systems and methods for the design and implementation of an input and output ports for circuit design
US10637592B2 (en) 2017-08-04 2020-04-28 Chronos Tech Llc System and methods for measuring performance of an application specific integrated circuit interconnect
US11087057B1 (en) 2019-03-22 2021-08-10 Chronos Tech Llc System and method for application specific integrated circuit design related application information including a double nature arc abstraction
CN116866447B (zh) * 2023-09-04 2023-11-10 深圳时识科技有限公司 四相捆绑与两相双轨协议间的转换装置、芯片及电子设备

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI287727B (en) * 2004-07-02 2007-10-01 Tatung Co Programmable logic block applied to non-synchronous circuit design
WO2010009142A1 (fr) * 2008-07-14 2010-01-21 The Trustees Of Columbia University In The City Of New York Circuits numériques asynchrones comprenant des primitives d'arbitrage et de routage pour des réseaux asynchrones et à temporisation mixte
WO2011149066A1 (fr) * 2010-05-28 2011-12-01 国立大学法人東北大学 Dispositif convertisseur de protocole asynchrone

Also Published As

Publication number Publication date
US9921992B2 (en) 2018-03-20
FR3031254A1 (fr) 2016-07-01
US20160188522A1 (en) 2016-06-30
FR3031255A1 (fr) 2016-07-01

Similar Documents

Publication Publication Date Title
FR3034596B1 (fr) Reseaux de donnees d'aeronef
DK3102669T3 (da) Forbedret bacillevært
FR3031255B1 (fr) Liaison de donnees asynchrone
DK3176486T3 (da) Koblingsbeslag
DK3657339T3 (da) Datacaching
DK3161247T3 (da) Brøndsystem
GB201406393D0 (en) Data procesing systems
DK3164907T3 (da) Datatransmissionssystem
GB201521797D0 (en) Data buffer
FR3025340B1 (fr) Nuage de donnees
ES1202236Y (es) Bombona
DK3251063T3 (da) Samkørselssystem
ES2965862T3 (es) Dispositivo de generación de datos
GB2536484B (en) Data routing
FR3039101B1 (fr) Dispositif de pivot
DK3053873T3 (da) Gjordsystem
FR3024890B1 (fr) Assemblage de type liaison pivot
GB201404142D0 (en) Computer node testing
TWD174442S (zh) 瓶
DOS2014000273S (es) Cubito de caldo (caldos)
DOS2014000272S (es) Cubito de caldo (caldos)
ES1137708Y (es) Dispositivo de datos de salud
ES1136056Y (es) Atril de libros
UA29425S (uk) Пляшка
UA29422S (uk) Пляшка

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Search report ready

Effective date: 20160701

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 6

ST Notification of lapse

Effective date: 20210905