FR2846764B1 - Perfectionnement aux systemes electroniques comprenant un bus systeme - Google Patents

Perfectionnement aux systemes electroniques comprenant un bus systeme

Info

Publication number
FR2846764B1
FR2846764B1 FR0213753A FR0213753A FR2846764B1 FR 2846764 B1 FR2846764 B1 FR 2846764B1 FR 0213753 A FR0213753 A FR 0213753A FR 0213753 A FR0213753 A FR 0213753A FR 2846764 B1 FR2846764 B1 FR 2846764B1
Authority
FR
France
Prior art keywords
improvement
system bus
electronic systems
electronic
systems
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR0213753A
Other languages
English (en)
Other versions
FR2846764A1 (fr
Inventor
Bernard Ramanadin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Original Assignee
STMicroelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SA filed Critical STMicroelectronics SA
Priority to FR0213753A priority Critical patent/FR2846764B1/fr
Priority to US10/701,384 priority patent/US20040193836A1/en
Publication of FR2846764A1 publication Critical patent/FR2846764A1/fr
Application granted granted Critical
Publication of FR2846764B1 publication Critical patent/FR2846764B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
FR0213753A 2002-11-04 2002-11-04 Perfectionnement aux systemes electroniques comprenant un bus systeme Expired - Fee Related FR2846764B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR0213753A FR2846764B1 (fr) 2002-11-04 2002-11-04 Perfectionnement aux systemes electroniques comprenant un bus systeme
US10/701,384 US20040193836A1 (en) 2002-11-04 2003-11-04 Electronic systems comprising a system bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0213753A FR2846764B1 (fr) 2002-11-04 2002-11-04 Perfectionnement aux systemes electroniques comprenant un bus systeme

Publications (2)

Publication Number Publication Date
FR2846764A1 FR2846764A1 (fr) 2004-05-07
FR2846764B1 true FR2846764B1 (fr) 2005-01-14

Family

ID=32104407

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0213753A Expired - Fee Related FR2846764B1 (fr) 2002-11-04 2002-11-04 Perfectionnement aux systemes electroniques comprenant un bus systeme

Country Status (2)

Country Link
US (1) US20040193836A1 (fr)
FR (1) FR2846764B1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2418036B (en) * 2004-09-08 2007-10-31 Advanced Risc Mach Ltd Communication transaction control between independent domains of an integrated circuit
US7353311B2 (en) * 2005-06-01 2008-04-01 Freescale Semiconductor, Inc. Method of accessing information and system therefor

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5960215A (en) * 1996-09-12 1999-09-28 Digital Equipment Corporation Transmit data FIFO for flow controlled data
US5815677A (en) * 1996-12-31 1998-09-29 Compaq Computer Corporation Buffer reservation method for a bus bridge system
US5978868A (en) * 1997-08-28 1999-11-02 Cypress Semiconductor Corp. System for generating buffer status flags by comparing read and write pointers and determining direction of progression of read pointer with respect to write pointer
US6252600B1 (en) * 1998-10-02 2001-06-26 International Business Machines Corporation Computer graphics system with dual FIFO interface
US6732223B1 (en) * 2000-04-03 2004-05-04 Micron Technology, Inc. Method and apparatus for address FIFO for high-bandwidth command/address busses in digital storage system
US6671747B1 (en) * 2000-08-03 2003-12-30 Apple Computer, Inc. System, apparatus, method, and computer program for execution-order preserving uncached write combine operation
US6907479B2 (en) * 2001-07-18 2005-06-14 Integrated Device Technology, Inc. Integrated circuit FIFO memory devices that are divisible into independent FIFO queues, and systems and methods for controlling same

Also Published As

Publication number Publication date
FR2846764A1 (fr) 2004-05-07
US20040193836A1 (en) 2004-09-30

Similar Documents

Publication Publication Date Title
GB2395033B (en) Event management system
AU2003281389A8 (en) Multi-processor computer system
DK1923771T3 (en) Cooling system for a computer system
AU2003243627A8 (en) Microturbine engine system
PL377260A1 (pl) System zarządzania uprawnieniami do treści cyfrowych
AU2003248174A8 (en) System for forming insurance program
EP1570373A4 (fr) Moteur cellulaire pour un systeme informatique
GB2404752B (en) Data processing system trace bus
EP1553726A4 (fr) Systeme de dispositif electronique
FR2841310B1 (fr) Systeme hydraulique.
TW582582U (en) Ventilation device for computer system
FR2838243B1 (fr) Systeme antennaire modulaire
DE502004008383D1 (de) Elektronisches Triebwerkregelungssystem
FI20030457A (fi) Kaksisuuntainen prosessorijärjestelmä
DE50308819D1 (de) Fahrzeugführungssystem
FR2854179B1 (fr) Systeme de tariere a ergot
FR2846764B1 (fr) Perfectionnement aux systemes electroniques comprenant un bus systeme
AU2003230892A8 (en) Voter interface for electronic voting system
DE60312415D1 (de) Elektronische Abstimmeinheit
AU2003282182A8 (en) Secure electronic unit comprising time management system
DE10324437B4 (de) CAN-Bus-System
GB2399431B (en) Computer system
FR2838368B1 (fr) Systeme de verrouillage outil-mousqueton
FR2840815B3 (fr) Systeme de bicyclette statique interactive
GB0322798D0 (en) Railway computer systems

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20070731