FR2755552B1 - Dispositif de recopie d'un signal d'horloge d'entree a frequence non continue - Google Patents

Dispositif de recopie d'un signal d'horloge d'entree a frequence non continue

Info

Publication number
FR2755552B1
FR2755552B1 FR9613523A FR9613523A FR2755552B1 FR 2755552 B1 FR2755552 B1 FR 2755552B1 FR 9613523 A FR9613523 A FR 9613523A FR 9613523 A FR9613523 A FR 9613523A FR 2755552 B1 FR2755552 B1 FR 2755552B1
Authority
FR
France
Prior art keywords
recognizing
clock signal
input clock
frequency input
continuous frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9613523A
Other languages
English (en)
Other versions
FR2755552A1 (fr
Inventor
Michel Richard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telediffusion de France ets Public de Diffusion
Original Assignee
Telediffusion de France ets Public de Diffusion
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telediffusion de France ets Public de Diffusion filed Critical Telediffusion de France ets Public de Diffusion
Priority to FR9613523A priority Critical patent/FR2755552B1/fr
Publication of FR2755552A1 publication Critical patent/FR2755552A1/fr
Application granted granted Critical
Publication of FR2755552B1 publication Critical patent/FR2755552B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/181Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a numerical count result being used for locking the loop, the counter counting during fixed time intervals
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0994Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/062Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0632Synchronisation of packets and cells, e.g. transmission of voice via a packet network, circuit emulation service [CES]

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
FR9613523A 1996-11-06 1996-11-06 Dispositif de recopie d'un signal d'horloge d'entree a frequence non continue Expired - Fee Related FR2755552B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR9613523A FR2755552B1 (fr) 1996-11-06 1996-11-06 Dispositif de recopie d'un signal d'horloge d'entree a frequence non continue

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9613523A FR2755552B1 (fr) 1996-11-06 1996-11-06 Dispositif de recopie d'un signal d'horloge d'entree a frequence non continue

Publications (2)

Publication Number Publication Date
FR2755552A1 FR2755552A1 (fr) 1998-05-07
FR2755552B1 true FR2755552B1 (fr) 1999-01-08

Family

ID=9497370

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9613523A Expired - Fee Related FR2755552B1 (fr) 1996-11-06 1996-11-06 Dispositif de recopie d'un signal d'horloge d'entree a frequence non continue

Country Status (1)

Country Link
FR (1) FR2755552B1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1308746B1 (it) * 1999-06-22 2002-01-10 Cselt Centro Studi Lab Telecom Dispositivo per la ricostruzione della temporizzazione di un canaledati trasportato su rete a pacchetto e relativo procedimento.
US20020039211A1 (en) * 1999-09-24 2002-04-04 Tian Shen Variable rate high-speed input and output in optical communication networks
AU2094201A (en) * 1999-12-13 2001-06-18 Broadcom Corporation Voice gateway with downstream voice synchronization
US7228077B2 (en) 2000-05-12 2007-06-05 Forster Energy Llc Channel gain control for an optical communications system utilizing frequency division multiplexing

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2529733A1 (fr) * 1982-06-30 1984-01-06 Labo Cent Telecommunicat Dispositif d'asservissement, en frequence, d'une horloge sur un signal exterieur de frequence moyenne tres precise mais comportant une gigue importante
US4855683A (en) * 1987-11-18 1989-08-08 Bell Communications Research, Inc. Digital phase locked loop with bounded jitter
JP2937529B2 (ja) * 1991-03-27 1999-08-23 日本電気株式会社 クロック再生回路
US5483201A (en) * 1993-09-30 1996-01-09 At&T Corp. Synchronization circuit using a high speed digital slip counter

Also Published As

Publication number Publication date
FR2755552A1 (fr) 1998-05-07

Similar Documents

Publication Publication Date Title
FR2705844B1 (fr) Procédé et dispositif de modulation en amplitude d'un signal radiofréquence.
FR2738034B1 (fr) Dispositif de suspension d'un turbopropulseur
EP0587387A3 (fr) Dispositif de décodage d'un signal numérique.
FR2763462B1 (fr) Dispositif de communication multimode et procede de fonctionnement d'un dispositif de communication multimode
EP0645689A3 (fr) Système pour fournir un signal d'horloge, module d'horloge à temps réel et générateur de signaux d'horloge.
FR2735594B1 (fr) Procede et dispositif de determination du spectre de frequence d'un signal
FR2738651B1 (fr) Systeme de conversion de frequence d'echantillonnage
EP0590790A3 (fr) Système de transformation d'un signal DCT modifié.
FR2703547B1 (fr) Dispositif optique de récupération du rythme d'un signal code.
EP0687130A3 (fr) Dispositif pour la génération d'un signal comportant des caractéristiques de réverbération
EP0855795A4 (fr) Dispositif a vibration piezo-electrique
FR2724518B1 (fr) Detecteur de presence d'une sequence de signaux en modulation fsk arrivant sur un modem
FR2764092B1 (fr) Dispositif generateur d'un signal d'horloge et procede de mise en oeuvre
FR2755552B1 (fr) Dispositif de recopie d'un signal d'horloge d'entree a frequence non continue
FR2764613B1 (fr) Dispositif de fixation d'un etendage
FR2757301B1 (fr) Dispositif d'avertissement de la presence d'un signal
EP0675343A3 (fr) Dispositif de détection d'un point fixe.
FR2722004B1 (fr) Dispositif de detection d'acceleration
FR2735592B1 (fr) Dispositif d'entree a entrees multiples
FR2767398B3 (fr) Dispositif d'entree de signal a commande a roulette
FR2797121B1 (fr) Dispositif de synchronisation d'un evenement de reference d'un signal analogique sur une horloge
EP0669594A3 (fr) Dispositif d'écriture pour la détection d'écriture manuscripte.
FR2764135B1 (fr) Procede et dispositif de filtrage d'un signal impulsionnel
FR2714174B1 (fr) Dispositif pour l'exploitation d'un signal.
FR2738421B1 (fr) Dispositif demodulateur d'un signal module en frequence

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20140731