FR2620839B2 - BINARY CALCULATION DEVICE WITH IMPROVED INPUTS - Google Patents
BINARY CALCULATION DEVICE WITH IMPROVED INPUTSInfo
- Publication number
- FR2620839B2 FR2620839B2 FR8713146A FR8713146A FR2620839B2 FR 2620839 B2 FR2620839 B2 FR 2620839B2 FR 8713146 A FR8713146 A FR 8713146A FR 8713146 A FR8713146 A FR 8713146A FR 2620839 B2 FR2620839 B2 FR 2620839B2
- Authority
- FR
- France
- Prior art keywords
- calculation device
- binary calculation
- improved inputs
- inputs
- improved
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
- G06F7/5055—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination in which one operand is a constant, i.e. incrementers or decrementers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
- G06F7/503—Half or full adders, i.e. basic adder cells for one denomination using carry switching, i.e. the incoming carry being connected directly, or only via an inverter, to the carry output under control of a carry propagate signal
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/504—Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/48—Indexing scheme relating to groups G06F7/48 - G06F7/575
- G06F2207/4802—Special implementations
- G06F2207/4812—Multiplexers
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Optimization (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8713146A FR2620839B2 (en) | 1987-03-18 | 1987-09-23 | BINARY CALCULATION DEVICE WITH IMPROVED INPUTS |
DE88402383T DE3880409T2 (en) | 1987-09-23 | 1988-09-21 | Binary addition and multiplication device. |
EP88402383A EP0309348B1 (en) | 1987-09-23 | 1988-09-21 | Binary addition and multiplication device |
JP63238613A JPH0289130A (en) | 1987-09-23 | 1988-09-22 | Binary calculating circuit |
US07/248,089 US4985862A (en) | 1987-09-23 | 1988-09-23 | Binary adder circuit with improved inputs |
US07/578,201 US5095455A (en) | 1987-09-23 | 1990-09-06 | Binary multiplier circuit with improved inputs |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8703758A FR2612660B1 (en) | 1987-03-18 | 1987-03-18 | BINARY CALCULATION DEVICE |
FR8713146A FR2620839B2 (en) | 1987-03-18 | 1987-09-23 | BINARY CALCULATION DEVICE WITH IMPROVED INPUTS |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2620839A2 FR2620839A2 (en) | 1989-03-24 |
FR2620839B2 true FR2620839B2 (en) | 1991-01-18 |
Family
ID=26225851
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR8713146A Expired - Lifetime FR2620839B2 (en) | 1987-03-18 | 1987-09-23 | BINARY CALCULATION DEVICE WITH IMPROVED INPUTS |
Country Status (1)
Country | Link |
---|---|
FR (1) | FR2620839B2 (en) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3767906A (en) * | 1972-01-21 | 1973-10-23 | Rca Corp | Multifunction full adder |
JPS58211252A (en) * | 1982-06-03 | 1983-12-08 | Toshiba Corp | Total adder |
-
1987
- 1987-09-23 FR FR8713146A patent/FR2620839B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
FR2620839A2 (en) | 1989-03-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2606184B1 (en) | RECONFIGURABLE CALCULATION DEVICE | |
NO891257L (en) | WATER CLEANING DEVICE WITH A INPUT FEATURE. | |
DE3688802T2 (en) | Arithmetic unit with a simple overflow detection system. | |
FI893441A (en) | FUNGICIDKOMPOSITION SAMT FOERFARANDE FOER DESS FRAMSTAELLNING. | |
DE68918534T2 (en) | Information processing facility. | |
NO891757D0 (en) | Acrylic polymers. | |
FI891815A0 (en) | FOERFARANDE FOER ATT FOERHINDRA BLOEDNING FRAON KONSERVERADE VAEXTER SAMT PRODUKTER FRAMSTAELLDA ENLIGT FOERFARANDET. | |
FR2612660B1 (en) | BINARY CALCULATION DEVICE | |
DE3888218T2 (en) | Data entry device at the push of a button. | |
DE68912149T2 (en) | Optical information processing device. | |
DE3880409D1 (en) | BINARY ADDITION AND MULTIPLICATION DEVICE. | |
FR2612898B1 (en) | WHEEL BEARING DEVICE | |
FR2620839B2 (en) | BINARY CALCULATION DEVICE WITH IMPROVED INPUTS | |
DE68911770T2 (en) | Independent use device with anti-theft code. | |
FR2592605B1 (en) | PERCUSSION DEVICE. | |
DE68915565T2 (en) | Optical information processing device. | |
FR2577610B1 (en) | MARKET REVERSE PERCUSSION DEVICE | |
FI882512A (en) | UTFAELLNINGS- COH LIMNINGSAEMNE SAMT FOERFARANDE FOER DESS FRAMSTAELLNING. | |
IT1226331B (en) | LASER ELECTRONIC GUARD GUARD DEVICE. | |
FR2639597B1 (en) | TRANSPORT TROLLEY WITH PUSH DEVICE | |
FR2638197B1 (en) | IMPROVED LOCK DEVICE WITH CODING WASHERS | |
ES1004576Y (en) | A KEYCHAIN. | |
FR2627591B1 (en) | IMPROVED TACHYMETRIC DEVICE | |
FR2624993B1 (en) | PERIODIC TIME SIGNAL GENERATOR WITH RECURSIENT CHARACTER | |
DE68913151T2 (en) | SIGNAL PROCESSOR WITH A SUPERGITTER MINIMUM COMPLEXITY. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
TP | Transmission of property |