FR2617639B1 - METHOD FOR MANUFACTURING A POWER CIRCUIT COMPRISING AN ALUMINUM-BASED SUBSTRATE AND CIRCUIT OBTAINED BY THIS METHOD - Google Patents

METHOD FOR MANUFACTURING A POWER CIRCUIT COMPRISING AN ALUMINUM-BASED SUBSTRATE AND CIRCUIT OBTAINED BY THIS METHOD

Info

Publication number
FR2617639B1
FR2617639B1 FR8709525A FR8709525A FR2617639B1 FR 2617639 B1 FR2617639 B1 FR 2617639B1 FR 8709525 A FR8709525 A FR 8709525A FR 8709525 A FR8709525 A FR 8709525A FR 2617639 B1 FR2617639 B1 FR 2617639B1
Authority
FR
France
Prior art keywords
circuit
aluminum
manufacturing
based substrate
power circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR8709525A
Other languages
French (fr)
Other versions
FR2617639A1 (en
Inventor
Michel Barrault
Dominique Michaux
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Merlin Gerin SA
Original Assignee
Merlin Gerin SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Merlin Gerin SA filed Critical Merlin Gerin SA
Priority to FR8709525A priority Critical patent/FR2617639B1/en
Publication of FR2617639A1 publication Critical patent/FR2617639A1/en
Application granted granted Critical
Publication of FR2617639B1 publication Critical patent/FR2617639B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/142—Metallic substrates having insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
FR8709525A 1987-07-02 1987-07-02 METHOD FOR MANUFACTURING A POWER CIRCUIT COMPRISING AN ALUMINUM-BASED SUBSTRATE AND CIRCUIT OBTAINED BY THIS METHOD Expired - Fee Related FR2617639B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR8709525A FR2617639B1 (en) 1987-07-02 1987-07-02 METHOD FOR MANUFACTURING A POWER CIRCUIT COMPRISING AN ALUMINUM-BASED SUBSTRATE AND CIRCUIT OBTAINED BY THIS METHOD

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8709525A FR2617639B1 (en) 1987-07-02 1987-07-02 METHOD FOR MANUFACTURING A POWER CIRCUIT COMPRISING AN ALUMINUM-BASED SUBSTRATE AND CIRCUIT OBTAINED BY THIS METHOD

Publications (2)

Publication Number Publication Date
FR2617639A1 FR2617639A1 (en) 1989-01-06
FR2617639B1 true FR2617639B1 (en) 1990-04-27

Family

ID=9352884

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8709525A Expired - Fee Related FR2617639B1 (en) 1987-07-02 1987-07-02 METHOD FOR MANUFACTURING A POWER CIRCUIT COMPRISING AN ALUMINUM-BASED SUBSTRATE AND CIRCUIT OBTAINED BY THIS METHOD

Country Status (1)

Country Link
FR (1) FR2617639B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2689315A1 (en) * 1992-03-27 1993-10-01 Alsthom Cge Alcatel Heat sink substrate mfr. for power electronics - by ceramic laser ablation onto metal plate

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2150695B2 (en) * 1971-10-12 1977-09-15 Robert Bosch Gmbh, 7000 Stuttgart PROCESS FOR THE INSULATED CONSTRUCTION OF SEMICONDUCTOR ELEMENTS, PRINTED AND / OR MONOLITHIC AND / OR HYBRID INTEGRATED CIRCUITS
JPS5550646A (en) * 1978-10-06 1980-04-12 Hitachi Ltd Integrated circuit device
EP0015053A1 (en) * 1979-01-27 1980-09-03 LUCAS INDUSTRIES public limited company A method of manufacturing a semi-conductor power device assembly and an assembly thereby produced
JPS57122592A (en) * 1981-01-23 1982-07-30 Tokyo Shibaura Electric Co Method of producing hybrid integrated circuit
DE3335184A1 (en) * 1983-09-28 1985-04-04 Siemens AG, 1000 Berlin und 8000 München METHOD FOR PRODUCING SEMICONDUCTOR COMPONENTS

Also Published As

Publication number Publication date
FR2617639A1 (en) 1989-01-06

Similar Documents

Publication Publication Date Title
FR2578099B1 (en) MONOLITHIC SUBSTRATE FOR ELECTRONIC POWER COMPONENT, AND METHOD FOR THE PRODUCTION THEREOF
FR2605263B1 (en) METHOD FOR MANUFACTURING A TRIM PANEL AND PANEL OBTAINED THEREBY
KR920003832A (en) Semiconductor device manufacturing method
IT1153974B (en) PHARMACOLOGICAL COMPOSITIONS BASED ON CISPLATIN AND METHOD FOR THEIR OBTAINMENT
KR860005566A (en) Method of forming a conductive circuit on a substrate
EP0420143A3 (en) Method of manufacturing semiconductor laser
KR860008699A (en) Method for manufacturing ceramic substrate for microelectronic circuit
EP0405952A3 (en) Semiconductor laser driving circuit
FR2575762B1 (en) PROCESS FOR PRODUCING ZIRCONIUM ALLOY WAFERS
IT1191441B (en) METHOD FOR MOLD MANUFACTURING
EP0415336A3 (en) Method for manufacturing thick film circuit substrate
FR2625037B1 (en) METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT BASED ON SILICON
KR880700457A (en) Integrated circuit device manufacturing method
FR2630617B1 (en) METHOD FOR MANUFACTURING A MULTILAYER CONDUCTIVE SUBSTRATE
FR2638594B1 (en) METHOD FOR PRODUCING A SINGLE-LAYER OR MULTI-LAYER POWER CIRCUIT, AND CIRCUIT OBTAINED BY THIS METHOD
FR2572219B1 (en) METHOD FOR MANUFACTURING INTEGRATED CIRCUITS ON AN INSULATING SUBSTRATE
EP0216285A3 (en) Method of annealing a compound semiconductor substrate
GB2175136B (en) Semiconductor manufacturing method
FR2617639B1 (en) METHOD FOR MANUFACTURING A POWER CIRCUIT COMPRISING AN ALUMINUM-BASED SUBSTRATE AND CIRCUIT OBTAINED BY THIS METHOD
PT89945B (en) PROCESS FOR THE PREPARATION OF FUNGICID COMPOSITIONS BASED ON COPPER TALATE
FR2575612B1 (en) METHOD FOR MANUFACTURING AN ELECTRICAL CONNECTION DEVICE
KR860006133A (en) Integrated circuit silicon die composite manufacturing method
DE3650709D1 (en) Cooling modules for electronic circuit devices
FR2586105B1 (en) CONDUCTIVE CIRCUIT AND METHOD FOR MANUFACTURING THE CIRCUIT
FR2671243B1 (en) METHOD OF DEPHASING AN ELECTRICAL SIGNAL, AND PHASE-BASER BASED ON THIS METHOD.

Legal Events

Date Code Title Description
ST Notification of lapse
ST Notification of lapse
ST Notification of lapse