FR2458846A1 - Sous-ensemble a antememoire pour ensemble de memorisation a disques magnetiques - Google Patents

Sous-ensemble a antememoire pour ensemble de memorisation a disques magnetiques Download PDF

Info

Publication number
FR2458846A1
FR2458846A1 FR8012450A FR8012450A FR2458846A1 FR 2458846 A1 FR2458846 A1 FR 2458846A1 FR 8012450 A FR8012450 A FR 8012450A FR 8012450 A FR8012450 A FR 8012450A FR 2458846 A1 FR2458846 A1 FR 2458846A1
Authority
FR
France
Prior art keywords
data
memory
storage
cache
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR8012450A
Other languages
English (en)
French (fr)
Other versions
FR2458846B3 (OSRAM
Inventor
Vaclav Vladimir Hoffmeister
Richard David Reiser
Jesse Ingebrigt Stamness
Lynn Weldon Whitfield
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Memorex Corp
Original Assignee
Memorex Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Memorex Corp filed Critical Memorex Corp
Publication of FR2458846A1 publication Critical patent/FR2458846A1/fr
Application granted granted Critical
Publication of FR2458846B3 publication Critical patent/FR2458846B3/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
FR8012450A 1979-06-04 1980-06-04 Sous-ensemble a antememoire pour ensemble de memorisation a disques magnetiques Granted FR2458846A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US4547679A 1979-06-04 1979-06-04

Publications (2)

Publication Number Publication Date
FR2458846A1 true FR2458846A1 (fr) 1981-01-02
FR2458846B3 FR2458846B3 (OSRAM) 1982-04-23

Family

ID=21938106

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8012450A Granted FR2458846A1 (fr) 1979-06-04 1980-06-04 Sous-ensemble a antememoire pour ensemble de memorisation a disques magnetiques

Country Status (3)

Country Link
DE (1) DE3021227A1 (OSRAM)
FR (1) FR2458846A1 (OSRAM)
GB (1) GB2052118A (OSRAM)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4467411A (en) * 1981-03-06 1984-08-21 International Business Machines Corporation Scheduling device operations in a buffered peripheral subsystem
JPS57174768A (en) * 1981-04-17 1982-10-27 Sharp Corp Information retrieving device
US4490782A (en) * 1981-06-05 1984-12-25 International Business Machines Corporation I/O Storage controller cache system with prefetch determined by requested record's position within data block
DE3278891D1 (en) * 1981-06-05 1988-09-15 Ibm I/o controller with a dynamically adjustable cache memory
US4489378A (en) * 1981-06-05 1984-12-18 International Business Machines Corporation Automatic adjustment of the quantity of prefetch data in a disk cache operation
US4430701A (en) * 1981-08-03 1984-02-07 International Business Machines Corporation Method and apparatus for a hierarchical paging storage system
US4464713A (en) * 1981-08-17 1984-08-07 International Business Machines Corporation Method and apparatus for converting addresses of a backing store having addressable data storage devices for accessing a cache attached to the backing store
US4420807A (en) * 1981-08-31 1983-12-13 International Business Machines Corporation Selectively holding data in a buffer for defective backing store tracks
US4403288A (en) * 1981-09-28 1983-09-06 International Business Machines Corporation Methods and apparatus for resetting peripheral devices addressable as a plurality of logical devices
US4466059A (en) * 1981-10-15 1984-08-14 International Business Machines Corporation Method and apparatus for limiting data occupancy in a cache
US4429363A (en) * 1981-10-15 1984-01-31 International Business Machines Corporation Method and apparatus for managing data movements from a backing store to a caching buffer store
US4500954A (en) * 1981-10-15 1985-02-19 International Business Machines Corporation Cache bypass system with post-block transfer directory examinations for updating cache and/or maintaining bypass
US4476526A (en) * 1981-11-27 1984-10-09 Storage Technology Corporation Cache buffered memory subsystem
US4468730A (en) * 1981-11-27 1984-08-28 Storage Technology Corporation Detection of sequential data stream for improvements in cache data storage
EP0080878A3 (en) * 1981-11-27 1985-06-26 Storage Technology Corporation Cache memory and method of control for use with magnetic disks
US4430712A (en) * 1981-11-27 1984-02-07 Storage Technology Corporation Adaptive domain partitioning of cache memory space
US4503501A (en) * 1981-11-27 1985-03-05 Storage Technology Corporation Adaptive domain partitioning of cache memory space
US4571674A (en) * 1982-09-27 1986-02-18 International Business Machines Corporation Peripheral storage system having multiple data transfer rates
FR2635599B1 (fr) * 1988-08-17 1994-02-18 Finger Ulrich Systeme d'extension de memoire pour au moins un ensemble de traitement de donnees

Also Published As

Publication number Publication date
DE3021227A1 (de) 1980-12-18
FR2458846B3 (OSRAM) 1982-04-23
GB2052118A (en) 1981-01-21

Similar Documents

Publication Publication Date Title
FR2458846A1 (fr) Sous-ensemble a antememoire pour ensemble de memorisation a disques magnetiques
EP0020983B1 (fr) Système de mémoire comportant un dispositif d'emmagasinage sérié
FR2714747A1 (fr) Dispositif de commande de l'accès partagé à une mémoire de données dans un système multiprocesseur.
FR2602070A1 (fr) Systeme et procede d'acces a une memoire d'ordinateur.
FR2778258A1 (fr) Controleur d'acces de trafic dans une memoire, systeme de calcul comprenant ce controleur d'acces et procede de fonctionnement d'un tel controleur d'acces
FR2767939A1 (fr) Procede d'allocation de memoire dans un systeme de traitement de l'information multiprocesseur
FR2664719A1 (fr) Dispositif de controle pour une memoire tampon a partitionnement reconfigurable.
FR2497374A1 (fr) Machine informatique pour traitement multitache
EP0013347A1 (fr) Dispositif à mémoire intermédiaire pour le transfert des données entre un processeur et un dispositif d'entrée/sortie
FR2539528A1 (fr) Systeme a microprocesseur comportant deux processeurs
FR2844613A1 (fr) Systeme pour le transfert rapide des donnees
EP1510925A2 (fr) Mémoire cache à lecture asynchrone et dispositif de controle de l'accès à une mémoire de données comprenant une telle mémoire cache
FR2624994A1 (fr) Systeme de commande de registre intermediaire de traduction
FR2471652A1 (fr) Procede et systeme d'entree/sortie de donnees
US6070226A (en) Memory system having magnetic disk drive implemented as cache memory and being integrated with optical disk drive in a hierarchical architecture
FR2645986A1 (fr) Procede pour accelerer les acces memoire d'un systeme informatique et systeme pour la mise en oeuvre du procede
FR2468163A1 (fr) Dispositif et procede de memorisation virtuelle
FR2632092A1 (fr) Circuit de conditionnement d'ecriture d'antememoire retarde pour un systeme de microcalculateur a bus double comprenant une unite 80386 et une unite 82385
FR2493562A1 (fr) Systeme d'utilisation de disques en commun et d'intercommunication entre disques
EP0580727B1 (fr) Circuit coupleur et son utilisation dans une carte et procede
FR2459527A1 (fr) Procede et systeme pour enregistrer la division en secteurs d'un disque de memoire
FR2534044A1 (fr) Dispositif de triage integre pour des mots de donnees ayant la forme d'un composant et processeur de traitement de donnees integre pourvu d'un tel dispositif de triage cointegre
EP3724752B1 (fr) Procede de gestion du systeme de fichiers d'un terminal informatique
FR2461329A1 (fr) Dispositif de traitement de donnees a deux niveaux de memorisation
FR2835629A1 (fr) Procede et systeme de gestion d'un journal personnel d'evenements propre a une activite d'exploitation executee sur un perimetre materiel de ressources informatiques et memoire mise en oeuvre dans ce systeme